drm/amd/display: Add clear DCC and Tiling callback for DCEIntroduce the DCC and Tiling reset callback to all DCE versions that cancall it.Reviewed-by: Alvin Lee <alvin.lee2@amd.com>Signed-off-b
drm/amd/display: Add clear DCC and Tiling callback for DCEIntroduce the DCC and Tiling reset callback to all DCE versions that cancall it.Reviewed-by: Alvin Lee <alvin.lee2@amd.com>Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>Signed-off-by: Roman Li <roman.li@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
show more ...
drm/amd/display: Add DCC/Tiling reset helper for DCN and DCEThis commit introduces a function helper for resetting DCN/DCE DCC andtiling. Those functions are generic for their respective DCN/DCE,
drm/amd/display: Add DCC/Tiling reset helper for DCN and DCEThis commit introduces a function helper for resetting DCN/DCE DCC andtiling. Those functions are generic for their respective DCN/DCE, sothey were added to the oldest version of each architecture.Reviewed-by: Alvin Lee <alvin.lee2@amd.com>Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>Signed-off-by: Roman Li <roman.li@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drm/amd/display: Refactor HWSS into component folder[why]Rename hw_sequencer to hwseq.Move all hwseq files to uniquefolder hwss.[how]creating hwss repo in dc, and moved the dcnxx_hwseq.cand
drm/amd/display: Refactor HWSS into component folder[why]Rename hw_sequencer to hwseq.Move all hwseq files to uniquefolder hwss.[how]creating hwss repo in dc, and moved the dcnxx_hwseq.cand .h files into corresponding new folders inside the hwssand cleared the linkage errors by adding relative pathsin the Makefile.template.Reviewed-by: Martin Leung <martin.leung@amd.com>Acked-by: Tom Chung <chiahsuan.chung@amd.com>Signed-off-by: Mounika Adhuri <moadhuri@amd.com>Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>Signed-off-by: Alex Deucher <alexander.deucher@amd.com>