/linux/drivers/gpu/drm/panel/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 17 Y030XX067A 320x480 3.0" panel as found in the YLM RG-280M, RG-300 18 and RG-99 handheld gaming consoles. 46 as found in the YLM RS-97 handheld gaming console. 49 tristate "Boe BF060Y8M-AJ0 panel" 54 Say Y here if you want to enable support for Boe BF060Y8M-AJ0 56 uses 24 bit RGB per pixel. It provides a MIPI DSI interface to 57 the host and backlight is controlled through DSI commands. 66 TFT-LCD modules. The panel has a 1200x1920 resolution and uses 67 24 bit RGB per pixel. It provides a MIPI DSI interface to [all …]
|
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | dsi-controller-main.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/dsi-controller-main.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Display DSI controller 10 - Krishna Manikandan <quic_mkrishn@quicinc.com> 15 - items: 16 - enum: 17 - qcom,apq8064-dsi-ctrl 18 - qcom,msm8226-dsi-ctrl [all …]
|
H A D | qcom,mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org> 11 - Rob Clark <robdclark@gmail.com> 15 encapsulates sub-blocks like MDP5, DSI, HDMI, eDP, etc. 19 pattern: "^display-subsystem@[0-9a-f]+$" 23 - qcom,mdss 29 reg-names: 32 - const: mdss_phys [all …]
|
H A D | qcom,sdm845-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sdm845-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krishna Manikandan <quic_mkrishn@quicinc.com> 14 sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree 17 $ref: /schemas/display/msm/mdss-common.yaml# 21 const: qcom,sdm845-mdss 25 - description: Display AHB clock from gcc 26 - description: Display core clock [all …]
|
H A D | qcom,sdm670-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sdm670-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Richard Acayan <mailingradian@gmail.com> 13 SDM670 MSM Mobile Display Subsystem (MDSS), which encapsulates sub-blocks 14 like DPU display controller, DSI and DP interfaces etc. 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sdm670-mdss 24 - description: Display AHB clock from gcc [all …]
|
H A D | qcom,sm8650-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8650-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Neil Armstrong <neil.armstrong@linaro.org> 13 SM8650 MSM Mobile Display Subsystem(MDSS), which encapsulates sub-blocks like 14 DPU display controller, DSI and DP interfaces etc. 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sm8650-mdss 24 - description: Display AHB [all …]
|
H A D | qcom,msm8998-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,msm8998-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org> 14 sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree 17 $ref: /schemas/display/msm/mdss-common.yaml# 21 const: qcom,msm8998-mdss 25 - description: Display AHB clock 26 - description: Display AXI clock [all …]
|
H A D | qcom,sm8150-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8150-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org> 14 sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree 17 $ref: /schemas/display/msm/mdss-common.yaml# 22 - const: qcom,sm8150-mdss 26 - description: Display AHB clock from gcc 27 - description: Display hf axi clock [all …]
|
H A D | qcom,sm8250-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8250-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org> 14 sub-blocks like DPU display controller, DSI and DP interfaces etc. Device tree 17 $ref: /schemas/display/msm/mdss-common.yaml# 21 const: qcom,sm8250-mdss 25 - description: Display AHB clock from gcc 26 - description: Display hf axi clock [all …]
|
H A D | qcom,sm8550-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8550-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Neil Armstrong <neil.armstrong@linaro.org> 13 SM8550 MSM Mobile Display Subsystem(MDSS), which encapsulates sub-blocks like 14 DPU display controller, DSI and DP interfaces etc. 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sm8550-mdss 24 - description: Display MDSS AHB [all …]
|
H A D | qcom,sm6350-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6350-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krishna Manikandan <quic_mkrishn@quicinc.com> 13 SM6350 MSM Mobile Display Subsystem (MDSS), which encapsulates sub-blocks 14 like DPU display controller, DSI and DP interfaces etc. 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sm6350-mdss 24 - description: Display AHB clock from gcc [all …]
|
H A D | qcom,qcm2290-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,qcm2290-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Loic Poulain <loic.poulain@linaro.org> 14 sub-blocks like DPU display controller and DSI. Device tree bindings of MDSS 17 $ref: /schemas/display/msm/mdss-common.yaml# 21 const: qcom,qcm2290-mdss 25 - description: Display AHB clock from gcc 26 - description: Display AXI clock [all …]
|
H A D | qcom,sm6125-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6125-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Marijn Suijten <marijn.suijten@somainline.org> 13 SM6125 MSM Mobile Display Subsystem (MDSS), which encapsulates sub-blocks 14 like DPU display controller, DSI and DP interfaces etc. 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sm6125-mdss 24 - description: Display AHB clock from gcc [all …]
|
H A D | qcom,sm6375-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6375-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Konrad Dybcio <konradybcio@kernel.org> 13 SM6375 MSM Mobile Display Subsystem (MDSS), which encapsulates sub-blocks 14 like DPU display controller, DSI and DP interfaces etc. 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sm6375-mdss 24 - description: Display AHB clock from gcc [all …]
|
H A D | qcom,sm6115-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6115-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org> 14 sub-blocks like DPU display controller and DSI. Device tree bindings of MDSS 17 $ref: /schemas/display/msm/mdss-common.yaml# 21 const: qcom,sm6115-mdss 25 - description: Display AHB clock from gcc 26 - description: Display AXI clock [all …]
|
/linux/Documentation/devicetree/bindings/display/tegra/ |
H A D | nvidia,tegra20-dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra20-dsi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 16 - enum: 17 - nvidia,tegra20-dsi 18 - nvidia,tegra30-dsi 19 - nvidia,tegra114-dsi [all …]
|
/linux/drivers/gpu/drm/bridge/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 21 Simple transparent bridge that is used by several non-DRM drivers to 36 tristate "Chipone ICN6211 MIPI-DSI/RGB Converter bridge" 43 ICN6211 is MIPI-DSI/RGB Converter bridge from chipone. 45 It has a flexible configuration of MIPI DSI signal input 67 ChromeOS EC ANX7688 is an ultra-low power 68 4K Ultra-HD (4096x2160p60) mobile HD transmitter 70 2.0 to DisplayPort 1.3 Ultra-HD. It is connected 71 to the ChromeOS Embedded Controller. 77 Driver for display connectors with support for DDC and hot-plug [all …]
|
/linux/Documentation/devicetree/bindings/display/bridge/ |
H A D | nwl-dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/bridge/nwl-dsi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Northwest Logic MIPI-DSI controller on i.MX SoCs 10 - Guido Gúnther <agx@sigxcpu.org> 11 - Robert Chiras <robert.chiras@nxp.com> 14 NWL MIPI-DSI host controller found on i.MX8 platforms. This is a dsi bridge for 15 the SOCs NWL MIPI-DSI host controller. 18 - $ref: ../dsi-controller.yaml# [all …]
|
H A D | samsung,mipi-dsim.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/bridge/samsung,mipi-dsim.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Samsung MIPI DSIM bridge controller 10 - Inki Dae <inki.dae@samsung.com> 11 - Jagan Teki <jagan@amarulasolutions.com> 12 - Marek Szyprowski <m.szyprowski@samsung.com> 15 Samsung MIPI DSIM bridge controller can be found it on Exynos 21 - enum: [all …]
|
H A D | fsl,imx93-mipi-dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/bridge/fsl,imx93-mipi-dsi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Freescale i.MX93 specific extensions to Synopsys Designware MIPI DSI 10 - Liu Ying <victor.liu@nxp.com> 13 There is a Synopsys Designware MIPI DSI Host Controller and a Synopsys 15 and extensions to them are controlled by i.MX93 media blk-ctrl. 18 - $ref: snps,dw-mipi-dsi.yaml# 22 const: fsl,imx93-mipi-dsi [all …]
|
/linux/Documentation/devicetree/bindings/display/ |
H A D | st,stm32-dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/st,stm32-dsi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: STMicroelectronics STM32 DSI host controller 10 - Philippe Cornu <philippe.cornu@foss.st.com> 11 - Yannick Fertre <yannick.fertre@foss.st.com> 14 The STMicroelectronics STM32 DSI controller uses the Synopsys DesignWare MIPI-DSI host controller. 17 - $ref: dsi-controller.yaml# 21 const: st,stm32-dsi [all …]
|
H A D | allwinner,sun6i-a31-mipi-dsi.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/display/allwinner,sun6i-a31-mipi-dsi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A31 MIPI-DSI Controller 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 16 - enum: 17 - allwinner,sun6i-a31-mipi-dsi 18 - allwinner,sun50i-a64-mipi-dsi [all …]
|
H A D | amlogic,meson-g12a-dw-mipi-dsi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/display/amlogic,meson-g12a-dw-mipi-dsi.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Amlogic specific extensions to the Synopsys Designware MIPI DSI Host Controller 11 - Neil Armstrong <neil.armstrong@linaro.org> 15 - A Synopsys DesignWare MIPI DSI Host Controller IP 16 - A TOP control block controlling the Clocks & Resets of the IP 19 - $ref: dsi-controller.yaml# 24 - amlogic,meson-g12a-dw-mipi-dsi [all …]
|
/linux/Documentation/devicetree/bindings/display/hisilicon/ |
H A D | dw-dsi.txt | 1 Device-Tree bindings for DesignWare DSI Host Controller v1.20a driver 3 A DSI Host Controller resides in the middle of display controller and external 7 - compatible: value should be "hisilicon,hi6220-dsi". 8 - reg: physical base address and length of dsi controller's registers. 9 - clocks: contains APB clock phandle + clock-specifier pair. 10 - clock-names: should be "pclk". 11 - ports: contains DSI controller input and output sub port. 21 dsi: dsi@f4107800 { 22 compatible = "hisilicon,hi6220-dsi"; 25 clock-names = "pclk"; [all …]
|
/linux/drivers/gpu/drm/msm/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 64 depends on $(success,$(PYTHON3) -c "import lxml") 66 Validate XML files with register definitions against rules-fd schema. 80 the MSM DRM driver. It is the older display controller found in 90 the MSM DRM driver. It is the display controller found in devices 101 the MSM DRM driver. It is the display controller found in devices 115 bool "Enable DSI support in MSM DRM driver" 122 Choose this option if you have a need for MIPI DSI connector 126 bool "Enable DSI 28nm PHY driver in MSM DRM" 130 Choose this option if the 28nm DSI PHY is used on the platform. [all …]
|