Home
last modified time | relevance | path

Searched full:eyeq5 (Results 1 – 10 of 10) sorted by relevance

/linux/Documentation/devicetree/bindings/i2c/
H A Dst,nomadik-i2c.yaml24 - mobileye,eyeq5-i2c
35 - mobileye,eyeq5-i2c
98 const: mobileye,eyeq5-i2c
141 compatible = "mobileye,eyeq5-i2c", "arm,primecell";
/linux/Documentation/devicetree/bindings/gpio/
H A Dst,nomadik-gpio.yaml24 - mobileye,eyeq5-gpio
79 const: mobileye,eyeq5-gpio
/linux/drivers/reset/
H A Dreset-eyeq.c3 * Reset driver for the Mobileye EyeQ5, EyeQ6L and EyeQ6H platforms.
5 * Controllers live in a shared register region called OLB. EyeQ5 and EyeQ6L
18 * Known resets in EyeQ5 domain 0 (type EQR_EYEQ5_SARCR):
27 * Known resets in EyeQ5 domain 1 (type EQR_EYEQ5_ACRP):
33 * Known resets in EyeQ5 domain 2 (type EQR_EYEQ5_PCIE):
566 { .compatible = "mobileye,eyeq5-olb", .data = &eqr_eyeq5_data },
/linux/arch/mips/mobileye/
H A Dboard-epm5.its.S6 data = /incbin/("boot/dts/mobileye/eyeq5-epm5.dtb");
/linux/arch/mips/boot/dts/mobileye/
H A Deyeq5-pins.dtsi4 * Default pin configuration for Mobileye EyeQ5 boards. We mostly create one
/linux/drivers/clk/
H A Dclk-eyeq.c3 * PLL clock driver for the Mobileye EyeQ5, EyeQ6L and EyeQ6H platforms.
47 #include <dt-bindings/clock/mobileye,eyeq5-clk.h>
706 { .compatible = "mobileye,eyeq5-olb", .data = &eqc_eyeq5_match_data },
877 CLK_OF_DECLARE_DRIVER(eqc_eyeq5, "mobileye,eyeq5-olb", eqc_eyeq5_early_init);
/linux/drivers/gpio/
H A Dgpio-nomadik.c10 * This driver also handles the mobileye,eyeq5-gpio compatible. It is an STA2X11
560 "mobileye,eyeq5-gpio"); in nmk_gpio_populate_chip()
720 { .compatible = "mobileye,eyeq5-gpio", },
/linux/drivers/spi/
H A Dspi-cadence-quadspi.c2196 .compatible = "mobileye,eyeq5-ospi",
/linux/drivers/net/ethernet/cadence/
H A Dmacb_main.c5713 { .compatible = "mobileye,eyeq5-gem", .data = &eyeq5_config },
/linux/
H A DMAINTAINERS17961 F: drivers/pinctrl/pinctrl-eyeq5.c
17963 F: include/dt-bindings/clock/mobileye,eyeq5-clk.h