/freebsd/contrib/llvm-project/lld/ELF/Arch/ |
H A D | SPARCV9.cpp | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 44 defaultMaxPageSize = 0x100000; in SPARCV9() 45 defaultImageBase = 0x100000; in SPARCV9() 105 write32be(loc, (read32be(loc) & ~0x3fffffff) | ((val >> 2) & 0x3fffffff)); in relocate() 110 write32be(loc, (read32be(loc) & ~0x003fffff) | (val & 0x003fffff)); in relocate() 116 write32be(loc, (read32be(loc) & ~0x003fffff) | ((val >> 10) & 0x003fffff)); in relocate() 121 write32be(loc, (read32be(loc) & ~0x003fffff) | ((val >> 10) & 0x003fffff)); in relocate() 126 write32be(loc, (read32be(loc) & ~0x0007ffff) | ((val >> 2) & 0x0007ffff)); in relocate() 131 write32be(loc, (read32be(loc) & ~0x000003ff) | (val & 0x000003ff)); in relocate() 135 write32be(loc, (read32be(loc) & ~0x00001fff) | (val & 0x000003ff)); in relocate() [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/microchip/ |
H A D | at91sam9x25.dtsi | 23 0xffffffff 0xffe03fff 0xc000001c /* pioA */ 24 0x0007ffff 0x00047e3f 0x00000000 /* pioB */ 25 0x80000000 0xfffd0000 0xb83fffff /* pioC */ 26 0x003fffff 0x003f8000 0x00000000 /* pioD */
|
H A D | at91sam9g25.dtsi | 22 0xffffffff 0xffe0399f 0xc000001c /* pioA */ 23 0x0007ffff 0x00047e3f 0x00000000 /* pioB */ 24 0x80000000 0x07c0ffff 0xb83fffff /* pioC */ 25 0x003fffff 0x003f8000 0x00000000 /* pioD */
|
H A D | at91sam9263.dtsi | 40 #size-cells = <0>; 42 cpu@0 { 45 reg = <0>; 51 reg = <0x20000000 0x08000000>; 57 #clock-cells = <0>; 58 clock-frequency = <0>; 63 #clock-cells = <0>; 64 clock-frequency = <0>; 70 reg = <0x00300000 0x14000>; 73 ranges = <0 0x00300000 0x14000>; [all …]
|
/freebsd/sys/cddl/dev/kinst/aarch64/ |
H A D | kinst_isa.c | 29 if (((instr >> 24) & 0x1f) == 0b10000) { in kinst_emulate() 31 reg = instr & 0x1f; in kinst_emulate() 32 imm = (instr >> 29) & 0x3; in kinst_emulate() 33 imm |= ((instr >> 5) & 0x0007ffff) << 2; in kinst_emulate() 34 if (((instr >> 31) & 0x1) == 0) { in kinst_emulate() 36 if (imm & 0x0000000000100000) in kinst_emulate() 37 imm |= 0xfffffffffff00000; in kinst_emulate() 42 if (imm & 0x0000000100000000) in kinst_emulate() 43 imm |= 0xffffffff00000000; in kinst_emulate() 44 frame->tf_x[reg] = (frame->tf_elr & ~0xfff) + imm; in kinst_emulate() [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/ |
H A D | aspeed,ast2400-vic.yaml | 56 reg = <0x1e6c0080 0x80>; 59 valid-sources = <0xffffffff 0x0007ffff>;
|
/freebsd/sys/contrib/device-tree/Bindings/watchdog/ |
H A D | snps,dw-wdt.yaml | 70 default: [0x0001000 0x0002000 0x0004000 0x0008000 71 0x0010000 0x0020000 0x0040000 0x0080000 72 0x0100000 0x0200000 0x0400000 0x0800000 73 0x1000000 0x2000000 0x4000000 0x8000000] 88 reg = <0xffd02000 0x1000>; 89 interrupts = <0 171 4>; 97 reg = <0xffd02000 0x1000>; 98 interrupts = <0 171 4>; 101 snps,watchdog-tops = <0x000000FF 0x000001FF 0x000003FF 102 0x000007FF 0x0000FFFF 0x0001FFFF [all …]
|
/freebsd/sys/contrib/alpine-hal/ |
H A D | al_hal_udma_regs_m2s.h | 59 /* [0x0] Completion write master configuration */ 61 /* [0x4] Completion write master configuration */ 63 /* [0x8] Data read master configuration */ 65 /* [0xc] Data read master configuration */ 67 /* [0x10] Descriptor read master configuration */ 69 /* [0x14] Descriptor read master configuration */ 71 /* [0x18] Data read master configuration */ 73 /* [0x1c] Descriptors read master configuration */ 75 /* [0x20] Descriptors write master configuration (completion) */ 77 /* [0x24] AXI outstanding configuration */ [all …]
|
/freebsd/sys/dev/usb/controller/ |
H A D | dwc_otgreg.h | 32 #define DOTG_GOTGCTL 0x0000 33 #define DOTG_GOTGINT 0x0004 34 #define DOTG_GAHBCFG 0x0008 35 #define DOTG_GUSBCFG 0x000C 36 #define DOTG_GRSTCTL 0x0010 37 #define DOTG_GINTSTS 0x0014 38 #define DOTG_GINTMSK 0x0018 39 #define DOTG_GRXSTSRD 0x001C 40 #define DOTG_GRXSTSRH 0x001C 41 #define DOTG_GRXSTSPD 0x0020 [all …]
|
/freebsd/sys/contrib/dev/athk/ath10k/ |
H A D | hw.c | 20 .rtc_soc_base_address = 0x00004000, 21 .rtc_wmac_base_address = 0x00005000, 22 .soc_core_base_address = 0x00009000, 23 .wlan_mac_base_address = 0x00020000, 24 .ce_wrapper_base_address = 0x00057000, 25 .ce0_base_address = 0x00057400, 26 .ce1_base_address = 0x00057800, 27 .ce2_base_address = 0x00057c00, 28 .ce3_base_address = 0x00058000, 29 .ce4_base_address = 0x00058400, [all …]
|
/freebsd/sys/dev/pms/RefTisa/sallsdk/spc/ |
H A D | sadefs.h | 43 #define REGISTER_DUMP_BUFF_SIZE 0x4000 /**< Maximum Fatal Error … 55 #define MPI_QUEUE_NORMAL 0 65 #define DIR_NODATA 0x000 66 #define DIR_READ 0x100 67 #define DIR_WRITE 0x200 70 #define TLR_MASK 0x00000003 74 #define PORTID_MASK 0x0000000F 75 #define PORTID_V_MASK 0x000000FF 76 #define PHYID_MASK 0x0000000F 77 #define PHYID_V_MASK 0x000000FF [all …]
|
H A D | spcdefs.h | 42 #define SPC_MSGU_CFG_TABLE_UPDATE 0x001 /* Inbound doorbell bit0 */ 43 #define SPC_MSGU_CFG_TABLE_RESET 0x002 /* Inbound doorbell bit1 */ 44 #define SPC_MSGU_CFG_TABLE_FREEZE 0x004 /* Inbound doorbell bit2 */ 45 #define SPC_MSGU_CFG_TABLE_UNFREEZE 0x008 /* Inbound doorbell bit4 */ 46 #define SPCV_MSGU_CFG_TABLE_TRANSFER_DEBUG_INFO 0x080 /* Inbound doorbell bit7 SPCV */ 47 #define SPCV_MSGU_HALT_CPUS 0x100 /* Inbound doorbell bit8 SPCV */ 64 bit32 Header; /* Bits [11:0] - Message operation code */ 75 #define V_BIT 0x1 77 #define V_MASK 0x1 78 #define BC_MASK 0x1F [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/RuntimeDyld/Targets/ |
H A D | RuntimeDyldELFMips.cpp | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 57 LLVM_DEBUG(dbgs() << "evaluateMIPS32Relocation, LocalAddress: 0x" in evaluateMIPS32Relocation() 59 << " FinalAddress: 0x" in evaluateMIPS32Relocation() 61 << " Value: 0x" << format("%llx", Value) << " Type: 0x" in evaluateMIPS32Relocation() 74 return (Value + 0x8000) >> 16; in evaluateMIPS32Relocation() 87 return (Value - (FinalAddress & ~0x3)) >> 2; in evaluateMIPS32Relocation() 99 return (Value - FinalAddress + 0x8000) >> 16; in evaluateMIPS32Relocation() 112 LLVM_DEBUG(dbgs() << "evaluateMIPS64Relocation, LocalAddress: 0x" in evaluateMIPS64Relocation() 114 << " FinalAddress: 0x" in evaluateMIPS64Relocation() 116 << " Value: 0x" << format("%llx", Value) << " Type: 0x" in evaluateMIPS64Relocation() [all …]
|
/freebsd/contrib/expat/lib/ |
H A D | nametab.h | 34 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 35 0x00000000, 0x00000000, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 36 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000000, 0x04000000, 37 0x87FFFFFE, 0x07FFFFFE, 0x00000000, 0x00000000, 0xFF7FFFFF, 0xFF7FFFFF, 38 0xFFFFFFFF, 0x7FF3FFFF, 0xFFFFFDFE, 0x7FFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF, 39 0xFFFFE00F, 0xFC31FFFF, 0x00FFFFFF, 0x00000000, 0xFFFF0000, 0xFFFFFFFF, 40 0xFFFFFFFF, 0xF80001FF, 0x00000003, 0x00000000, 0x00000000, 0x00000000, 41 0x00000000, 0x00000000, 0xFFFFD740, 0xFFFFFFFB, 0x547F7FFF, 0x000FFFFD, 42 0xFFFFDFFE, 0xFFFFFFFF, 0xDFFEFFFF, 0xFFFFFFFF, 0xFFFF0003, 0xFFFFFFFF, 43 0xFFFF199F, 0x033FCFFF, 0x00000000, 0xFFFE0000, 0x027FFFFF, 0xFFFFFFFE, [all …]
|
/freebsd/sys/dev/ath/ath_hal/ar5211/ |
H A D | boss.ini | 20 { 0x00000030, 0x00000015, 0x00000015, 0x0000001d, 0x00000015 }, 21 { 0x00001040, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 22 { 0x00001044, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 23 { 0x00001048, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 24 { 0x0000104c, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 25 { 0x00001050, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 26 { 0x00001054, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 27 { 0x00001058, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 28 { 0x0000105c, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, 29 { 0x00001060, 0x002ffc0f, 0x002ffc0f, 0x002ffc1f, 0x002ffc0f }, [all …]
|
/freebsd/sys/dev/sound/pci/ |
H A D | emuxkireg.h | 50 #define EMU_PTR 0x00 51 #define EMU_PTR_CHNO_MASK 0x0000003f 52 #define EMU_PTR_ADDR_MASK 0x07ff0000 53 #define EMU_A_PTR_ADDR_MASK 0x0fff0000 55 #define EMU_DATA 0x04 57 #define EMU_IPR 0x08 58 #define EMU_IPR_RATETRCHANGE 0x01000000 59 #define EMU_IPR_FXDSP 0x00800000 60 #define EMU_IPR_FORCEINT 0x00400000 61 #define EMU_PCIERROR 0x00200000 [all …]
|
/freebsd/sys/dev/ispfw/ |
H A D | asm_2700.h | 38 0x0501f06c, 0x00122000, 0x00100000, 0x00014f80, 39 0x00000009, 0x0000000c, 0x00000000, 0x785ad0d5, 40 0x00000040, 0x0000f206, 0x20434f50, 0x59524947, 41 0x48542032, 0x30323220, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x32377878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30, 45 0x30202024, 0x00000000, 0x0000002f, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00014f80, 0xffffffff, 0x00122004, [all …]
|
H A D | asm_2600.h | 38 0x0501f06c, 0x0011b000, 0x00100000, 0x00011c0f, 39 0x00000008, 0x00000008, 0x000000e7, 0x0078d0d5, 40 0x00000020, 0x00000006, 0x20434f50, 0x59524947, 41 0x48542032, 0x30313920, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x38337878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020382e, 0x30382e32, 45 0x33312020, 0x24000000, 0x00000026, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00011c0f, 0xffffffff, 0x0011b004, [all …]
|
H A D | asm_2800.h | 38 0x0501f078, 0x00124000, 0x00100000, 0x00017380, 39 0x00000009, 0x0000000c, 0x00000001, 0x785ad0d5, 40 0x00000080, 0x0001f626, 0x20434f50, 0x59524947, 41 0x48542032, 0x30323320, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x32387878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30, 45 0x31202024, 0x00000000, 0x00000092, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00017380, 0xffffffff, 0x00124004, [all …]
|
/freebsd/sys/dev/ath/ath_hal/ar5212/ |
H A D | ar5212reg.h | 27 #define AR_CR 0x0008 /* MAC control register */ 28 #define AR_RXDP 0x000C /* MAC receive queue descriptor pointer */ 29 #define AR_CFG 0x0014 /* MAC configuration and status register */ 30 #define AR_IER 0x0024 /* MAC Interrupt enable register */ 31 /* 0x28 is RTSD0 on the 5211 */ 32 /* 0x2c is RTSD1 on the 5211 */ 33 #define AR_TXCFG 0x0030 /* MAC tx DMA size config register */ 34 #define AR_RXCFG 0x0034 /* MAC rx DMA size config register */ 35 /* 0x38 is the jumbo descriptor address on the 5211 */ 36 #define AR_MIBC 0x0040 /* MAC MIB control register */ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/aspeed/ |
H A D | aspeed-g4.dtsi | 36 #size-cells = <0>; 38 cpu@0 { 41 reg = <0>; 47 reg = <0x40000000 0>; 57 reg = <0x1e620000 0x94>, <0x20000000 0x10000000>; 59 #size-cells = <0>; 64 flash@0 { 65 reg = < 0 >; 102 reg = <0x1e630000 0x18>, <0x30000000 0x10000000>; 104 #size-cells = <0>; [all …]
|
/freebsd/contrib/tcpdump/ |
H A D | print-forces.c | 35 #define TOM_RSVD 0x0 36 #define TOM_ASSNSETUP 0x1 37 #define TOM_ASSNTEARD 0x2 38 #define TOM_CONFIG 0x3 39 #define TOM_QUERY 0x4 40 #define TOM_EVENTNOT 0x5 41 #define TOM_PKTREDIR 0x6 42 #define TOM_HEARTBT 0x0F 43 #define TOM_ASSNSETREP 0x11 44 #define TOM_CONFIGREP 0x13 [all …]
|
/freebsd/sys/dev/e1000/ |
H A D | e1000_defines.h | 44 #define E1000_WUC_APME 0x00000001 /* APM Enable */ 45 #define E1000_WUC_PME_EN 0x00000002 /* PME Enable */ 46 #define E1000_WUC_PME_STATUS 0x00000004 /* PME Status */ 47 #define E1000_WUC_APMPME 0x00000008 /* Assert PME on APM Wakeup */ 48 #define E1000_WUC_PHY_WAKE 0x00000100 /* if PHY supports wakeup */ 51 #define E1000_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */ 52 #define E1000_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */ 53 #define E1000_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */ 54 #define E1000_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */ 55 #define E1000_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */ [all …]
|
/freebsd/sys/dev/igc/ |
H A D | igc_defines.h | 16 #define IGC_WUC_APME 0x00000001 /* APM Enable */ 17 #define IGC_WUC_PME_EN 0x00000002 /* PME Enable */ 18 #define IGC_WUC_PME_STATUS 0x00000004 /* PME Status */ 19 #define IGC_WUC_APMPME 0x00000008 /* Assert PME on APM Wakeup */ 20 #define IGC_WUC_PHY_WAKE 0x00000100 /* if PHY supports wakeup */ 23 #define IGC_WUFC_LNKC 0x00000001 /* Link Status Change Wakeup Enable */ 24 #define IGC_WUFC_MAG 0x00000002 /* Magic Packet Wakeup Enable */ 25 #define IGC_WUFC_EX 0x00000004 /* Directed Exact Wakeup Enable */ 26 #define IGC_WUFC_MC 0x00000008 /* Directed Multicast Wakeup Enable */ 27 #define IGC_WUFC_BC 0x00000010 /* Broadcast Wakeup Enable */ [all …]
|
/freebsd/sys/dev/ath/ath_hal/ |
H A D | ah.h | 70 HAL_OK = 0, /* No error */ 92 AH_FALSE = 0, /* NB: lots of code assumes false is zero */ 97 HAL_CAP_REG_DMN = 0, /* current regulatory domain */ 226 HAL_LED_INIT = 0, 239 HAL_TX_QUEUE_INACTIVE = 0, /* queue is inactive/unused */ 257 HAL_RX_QUEUE_HP = 0, /* high priority recv queue */ 271 HAL_WME_AC_BK = 0, /* background access category */ 289 HAL_TXQ_TXOKINT_ENABLE = 0x0001, /* enable TXOK interrupt */ 290 HAL_TXQ_TXERRINT_ENABLE = 0x0001, /* enable TXERR interrupt */ 291 HAL_TXQ_TXDESCINT_ENABLE = 0x0002, /* enable TXDESC interrupt */ [all …]
|