Home
last modified time | relevance | path

Searched full:clk_pll0 (Results 1 – 24 of 24) sorted by relevance

/linux/drivers/clk/renesas/
H A Dr8a774c0-cpg-mssr.c32 CLK_PLL0, enumerator
64 DEF_FIXED(".pll0", CLK_PLL0, CLK_MAIN, 1, 100),
65 DEF_FIXED(".pll0d4", CLK_PLL0D4, CLK_PLL0, 4, 1),
66 DEF_FIXED(".pll0d6", CLK_PLL0D6, CLK_PLL0, 6, 1),
67 DEF_FIXED(".pll0d8", CLK_PLL0D8, CLK_PLL0, 8, 1),
68 DEF_FIXED(".pll0d20", CLK_PLL0D20, CLK_PLL0, 20, 1),
69 DEF_FIXED(".pll0d24", CLK_PLL0D24, CLK_PLL0, 24, 1),
78 DEF_FIXED_RPCSRC_E3(".rpcsrc", CLK_RPCSRC, CLK_PLL0, CLK_PLL1),
87 DEF_GEN3_Z("z2", R8A774C0_CLK_Z2, CLK_TYPE_GEN3_Z, CLK_PLL0, 4, 8),
H A Dr8a77990-cpg-mssr.c32 CLK_PLL0, enumerator
64 DEF_FIXED(".pll0", CLK_PLL0, CLK_MAIN, 1, 100),
65 DEF_FIXED(".pll0d4", CLK_PLL0D4, CLK_PLL0, 4, 1),
66 DEF_FIXED(".pll0d6", CLK_PLL0D6, CLK_PLL0, 6, 1),
67 DEF_FIXED(".pll0d8", CLK_PLL0D8, CLK_PLL0, 8, 1),
68 DEF_FIXED(".pll0d20", CLK_PLL0D20, CLK_PLL0, 20, 1),
69 DEF_FIXED(".pll0d24", CLK_PLL0D24, CLK_PLL0, 24, 1),
78 DEF_FIXED_RPCSRC_E3(".rpcsrc", CLK_RPCSRC, CLK_PLL0, CLK_PLL1),
87 DEF_GEN3_Z("z2", R8A77990_CLK_Z2, CLK_TYPE_GEN3_Z, CLK_PLL0, 4, 8),
H A Dr8a77995-cpg-mssr.c32 CLK_PLL0, enumerator
62 DEF_FIXED(".pll0", CLK_PLL0, CLK_MAIN, 4, 250),
63 DEF_FIXED(".pll0d2", CLK_PLL0D2, CLK_PLL0, 2, 1),
64 DEF_FIXED(".pll0d3", CLK_PLL0D3, CLK_PLL0, 3, 1),
65 DEF_FIXED(".pll0d5", CLK_PLL0D5, CLK_PLL0, 5, 1),
74 DEF_FIXED_RPCSRC_D3(".rpcsrc", CLK_RPCSRC, CLK_PLL0, CLK_PLL1),
H A Dr8a7792-cpg-mssr.c31 CLK_PLL0, enumerator
46 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
55 DEF_FIXED("z", R8A7792_CLK_Z, CLK_PLL0, 1, 1),
H A Dr8a77470-cpg-mssr.c28 CLK_PLL0, enumerator
44 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
57 DEF_FIXED("z2", R8A77470_CLK_Z2, CLK_PLL0, 1, 1),
H A Dr8a7745-cpg-mssr.c28 CLK_PLL0, enumerator
44 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
56 DEF_FIXED("z2", R8A7745_CLK_Z2, CLK_PLL0, 1, 1),
H A Dr8a7794-cpg-mssr.c32 CLK_PLL0, enumerator
48 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
61 DEF_FIXED("z2", R8A7794_CLK_Z2, CLK_PLL0, 1, 1),
H A Dr8a7791-cpg-mssr.c33 CLK_PLL0, enumerator
49 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
56 DEF_BASE("z", R8A7791_CLK_Z, CLK_TYPE_GEN2_Z, CLK_PLL0),
H A Dr8a7790-cpg-mssr.c32 CLK_PLL0, enumerator
48 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
55 DEF_BASE("z", R8A7790_CLK_Z, CLK_TYPE_GEN2_Z, CLK_PLL0),
H A Dr8a7742-cpg-mssr.c28 CLK_PLL0, enumerator
44 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
51 DEF_BASE("z", R8A7742_CLK_Z, CLK_TYPE_GEN2_Z, CLK_PLL0),
H A Dr8a7743-cpg-mssr.c29 CLK_PLL0, enumerator
45 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
52 DEF_BASE("z", R8A7743_CLK_Z, CLK_TYPE_GEN2_Z, CLK_PLL0),
H A Dr8a774b1-cpg-mssr.c32 CLK_PLL0, enumerator
57 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
75 DEF_GEN3_Z("z", R8A774B1_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
H A Dr8a774e1-cpg-mssr.c32 CLK_PLL0, enumerator
58 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
77 DEF_GEN3_Z("z", R8A774E1_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
H A Dr8a77965-cpg-mssr.c34 CLK_PLL0, enumerator
60 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
78 DEF_GEN3_Z("z", R8A77965_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
H A Dr8a774a1-cpg-mssr.c32 CLK_PLL0, enumerator
58 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
77 DEF_GEN3_Z("z", R8A774A1_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
H A Dr8a7795-cpg-mssr.c34 CLK_PLL0, enumerator
61 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
80 DEF_GEN3_Z("z", R8A7795_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
H A Dr8a7796-cpg-mssr.c36 CLK_PLL0, enumerator
63 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
82 DEF_GEN3_Z("z", R8A7796_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
H A Dr8a77970-cpg-mssr.c41 CLK_PLL0, enumerator
70 DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
/linux/Documentation/devicetree/bindings/display/
H A Dintel,keembay-display.yaml33 - const: clk_pll0
65 clock-names = "clk_lcd", "clk_pll0";
/linux/drivers/gpu/drm/kmb/
H A Dkmb_drv.c54 kmb->kmb_clk.clk_pll0 = devm_clk_get(dev, "clk_pll0"); in kmb_initialize_clocks()
55 if (IS_ERR(kmb->kmb_clk.clk_pll0)) { in kmb_initialize_clocks()
56 drm_err(&kmb->drm, "clk_get() failed clk_pll0 "); in kmb_initialize_clocks()
57 return PTR_ERR(kmb->kmb_clk.clk_pll0); in kmb_initialize_clocks()
59 kmb->sys_clk_mhz = clk_get_rate(kmb->kmb_clk.clk_pll0) / 1000000; in kmb_initialize_clocks()
H A Dkmb_drv.h46 struct clk *clk_pll0; member
/linux/drivers/gpu/drm/sun4i/
H A Dsun8i_hdmi_phy.c709 phy->clk_pll0 = devm_clk_get(dev, "pll-0"); in sun8i_hdmi_phy_probe()
710 if (IS_ERR(phy->clk_pll0)) in sun8i_hdmi_phy_probe()
711 return dev_err_probe(dev, PTR_ERR(phy->clk_pll0), in sun8i_hdmi_phy_probe()
H A Dsun8i_hdmi_phy_clk.c150 parents[0] = __clk_get_name(phy->clk_pll0); in sun8i_phy_clk_create()
H A Dsun8i_dw_hdmi.h164 struct clk *clk_pll0; member