/linux/Documentation/devicetree/bindings/mtd/ |
H A D | st,stm32-fmc2-nand.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mtd/st,stm32-fmc2-nand.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Christophe Kerello <christophe.kerello@foss.st.com> 15 - st,stm32mp15-fmc2 16 - st,stm32mp1-fmc2-nfc 17 - st,stm32mp25-fmc2-nfc 28 - description: tx DMA channel 29 - description: rx DMA channel [all …]
|
/linux/sound/soc/mediatek/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 4 select REGMAP_MMIO 7 tristate "ASoC support for Mediatek MT2701 chip" 9 select SND_SOC_MEDIATEK 13 Select Y if you have such device. 14 If unsure select "N". 19 select SND_SOC_CS42XX8_I2C 20 select SND_SOC_BT_SCO 24 Select Y if you have such device. 25 If unsure select "N". [all …]
|
/linux/drivers/gpu/drm/bridge/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 11 select DRM_PANEL 18 select AUXILIARY_BUS 19 select DRM_PANEL_BRIDGE 21 Simple transparent bridge that is used by several non-DRM drivers to 27 select AUXILIARY_BUS 36 tristate "Chipone ICN6211 MIPI-DSI/RGB Converter bridge" 38 select DRM_KMS_HELPER 39 select DRM_MIPI_DSI 40 select DRM_PANEL_BRIDGE [all …]
|
/linux/drivers/usb/host/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 11 The Cypress C67x00 (EZ-Host/EZ-OTG) chips are dual-role 14 Enable this option to support this chip in host controller mode. 28 module will be called xhci-hcd. 73 select MFD_SYSCON 82 select USB_XHCI_PLATFORM 90 tristate "xHCI support for Renesas R-Car SoCs" 96 found in Renesas R-Car ARM SoCs. 111 select FW_LOADER 124 select USB_OHCI_HCD_PLATFORM if USB_OHCI_HCD [all …]
|
/linux/drivers/net/dsa/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 10 select NET_DSA_TAG_BRCM 11 select FIXED_PHY 12 select BCM7XXX_PHY 13 select MDIO_BCM_UNIMAC 14 select B53 20 tristate "DSA mock-up Ethernet switch chip support" 21 select NET_DSA_TAG_NONE 22 select FIXED_PHY 24 This enables support for a fake mock-up switch chip which [all …]
|
/linux/drivers/isdn/hardware/mISDN/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 12 Enable support for cards with Cologne Chip AG's 13 HFC PCI chip. 16 tristate "Support for HFC multiport cards (HFC-4S/8S/E1)" 20 Enable support for cards with Cologne Chip AG's HFC multiport 21 chip. There are three types of chips that are quite similar, 23 * HFC-4S (4 S/T interfaces on one chip) 24 * HFC-8S (8 S/T interfaces on one chip) 25 * HFC-E1 (E1 interface for 2Mbit ISDN) 37 tristate "Support for HFC-S USB based TAs" [all …]
|
/linux/drivers/gpio/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 39 select IRQ_DOMAIN 46 from PowerPC. Existing drivers using this interface need to select 47 this symbol, but new drivers should use the generic gpio-regmap 57 non-sleeping contexts. They can make bitbanged serial protocols 64 select GPIO_CDEV # We need to encourage the new ABI 102 select REGMAP 110 list of GPIO chip selects to mark a certain chip select as being 111 controlled the SPI device's internal chip select mechanism and not 122 select REGMAP_IRQ [all …]
|
H A D | gpio-spear-spics.c | 1 // SPDX-License-Identifier: GPL-2.0-only 25 * It provides control for spi chip select lines so that any chipselect 26 * (out of 4 possible chipselects in pl022) can be made low to select 31 * struct spear_spics - represents spi chip select control 36 * @cs_enable_mask: mask to select bits required to select chipselect 40 * @chip: gpio_chip abstraction 51 struct gpio_chip chip; member 55 static int spics_get_value(struct gpio_chip *chip, unsigned offset) in spics_get_value() argument 57 return -ENXIO; in spics_get_value() 60 static void spics_set_value(struct gpio_chip *chip, unsigned offset, int value) in spics_set_value() argument [all …]
|
/linux/drivers/misc/cb710/ |
H A D | debug.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright by Michał Mirosław, 2008-2009 24 unsigned mask = (1 << bits/8) - 1; in allow_reg_read() 31 u##t *reg, unsigned select) \ 36 if (!(select & (1 << i))) \ 55 const u##t *reg, unsigned select) \ 57 const char *const xp = &cb710_xes[8 - t/4]; \ 64 if (!(select & (1 << i))) \ 81 static void cb710_read_and_dump_regs_##t(struct cb710_chip *chip, \ 82 unsigned select) \ [all …]
|
/linux/drivers/rtc/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 11 select RTC_LIB 17 select RTC_LIB 44 This clock should be battery-backed, so that it reads the correct 45 time when the system boots from a power-off state. Otherwise, your 89 select NVMEM 139 Provides an emulation for RTC_UIE if the underlying rtc chip 141 once-per-second update interrupts, used for synchronization. 159 will be called rtc-test. 173 will be called rtc-88pm860x. [all …]
|
/linux/Documentation/devicetree/bindings/memory-controllers/ |
H A D | arm,pl172.txt | 5 - compatible: Must be "arm,primecell" and exactly one from 8 - reg: Must contains offset/length value for controller. 10 - #address-cells: Must be 2. The partition number has to be encoded in the 11 first address cell and it may accept values 0..N-1 12 (N - total number of partitions). The second cell is the 15 - #size-cells: Must be set to 1. 17 - ranges: Must contain one or more chip select memory regions. 19 - clocks: Must contain references to controller clocks. 21 - clock-names: Must contain "mpmcclk" and "apb_pclk". 23 - clock-ranges: Empty property indicating that child nodes can inherit [all …]
|
H A D | ti-aemif.txt | 4 provide a glue-less interface to a variety of asynchronous memory devices like 6 can be accessed at any given time via four chip selects with 64M byte access 7 per chip select. Synchronous memories such as DDR1 SD RAM, SDR SDRAM 11 Davinci DM646x - http://www.ti.com/lit/ug/sprueq7c/sprueq7c.pdf 12 OMAP-L138 (DA850) - http://www.ti.com/lit/ug/spruh77a/spruh77a.pdf 13 Kestone - http://www.ti.com/lit/ug/sprugz3a/sprugz3a.pdf 17 - compatible: "ti,davinci-aemif" 18 "ti,keystone-aemif" 19 "ti,da850-aemif" 21 - reg: contains offset/length value for AEMIF control registers [all …]
|
/linux/Documentation/devicetree/bindings/mips/cavium/ |
H A D | bootbus.txt | 3 The Octeon Boot Bus is a configurable parallel bus with 8 chip 4 selects. Each chip select is independently configurable. 7 - compatible: "cavium,octeon-3860-bootbus" 11 - reg: The base address of the Boot Bus' register bank. 13 - #address-cells: Must be <2>. The first cell is the chip select 14 within the bootbus. The second cell is the offset from the chip select. 16 - #size-cells: Must be <1>. 18 - ranges: There must be one one triplet of (child-bus-address, 19 parent-bus-address, length) for each active chip select. If the 20 length element for any triplet is zero, the chip select is disabled, [all …]
|
/linux/drivers/irqchip/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 2 menu "IRQ chip support" 11 select IRQ_DOMAIN_HIERARCHY 12 select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP 17 select ARM_GIC 28 select ARM_GIC 29 select IRQ_MSI_LIB 30 select PCI_MSI 37 select IRQ_DOMAIN_HIERARCHY 38 select PARTITION_PERCPU [all …]
|
/linux/Documentation/driver-api/ |
H A D | edac.rst | 5 ---------------------------------------- 8 *sockets, *socket sets*, *banks*, *rows*, *chip-select rows*, *channels*, 43 It is typically the highest hierarchy on a Fully-Buffered DIMM memory 52 * Single-channel 55 only. E. g. if the data is 64 bits-wide, the data flows to the CPU using 57 memories. FB-DIMM and RAMBUS use a different concept for channel, so 60 * Double-channel 63 dimms, accessed at the same time. E. g. if the DIMM is 64 bits-wide (72 67 * Chip-select row 69 This is the name of the DRAM signal used to select the DRAM ranks to be [all …]
|
/linux/drivers/char/tpm/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 10 select CRYPTO 11 select CRYPTO_HASH_INFO 13 If you have a TPM security chip in your system, which 26 which is required to validate the PCR 0-7 values. 33 select CRYPTO_ECDH 34 select CRYPTO_LIB_AESCFB 35 select CRYPTO_LIB_SHA256 40 and interposer attacks (see tpm-security.rst). Saying Y 64 select TCG_TIS_CORE [all …]
|
/linux/drivers/net/ethernet/micrel/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 24 This platform driver is for KSZ8841(1-port) / KS8842(2-port) 25 ethernet switch chip (managed, VLAN, QoS) from Micrel or 32 select MII 33 select CRC32 34 select EEPROM_93CX6 35 select PHYLIB 36 select MICREL_PHY 38 SPI driver for Micrel KS8851 SPI attached network chip. 44 select MII [all …]
|
/linux/drivers/mtd/chips/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 2 menu "RAM/ROM/Flash chip drivers" 7 select MTD_GEN_PROBE 8 select MTD_CFI_UTIL 13 support any device that is CFI-compliant, you need to enable this 18 tristate "Detect non-CFI AMD/JEDEC-compatible flash chips" 19 select MTD_GEN_PROBE 20 select MTD_CFI_UTIL 22 This option enables JEDEC-style probing of flash chips which are not 24 CFI-targeted flash drivers for any chips which are identified which [all …]
|
/linux/drivers/mtd/maps/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 2 menu "Mapping drivers for chip access" 7 bool "Support non-linear mappings of flash chips" 9 This causes the chip drivers to allow for complicated 21 with config options or at run-time. 79 bool "Baikal-T1 Boot ROMs OF-based physical memory map handling" 82 select MTD_COMPLEX_MAPPINGS 83 select MULTIPLEXER 84 select MUX_MMIO 86 This provides some extra DT physmap parsing for the Baikal-T1 [all …]
|
/linux/drivers/staging/gpib/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 10 space library that can be found on Sourceforge under linux-gpib. 11 Select the drivers for your hardware from the list. 28 select GPIB_COMMON 29 select GPIB_TMS9914 41 select GPIB_COMMON 54 select GPIB_COMMON 55 select GPIB_NEC7210 57 Enable support for Capital Equipment Corporation PCI-488 58 and Keithly KPCI-488 boards. [all …]
|
/linux/Documentation/devicetree/bindings/bus/ |
H A D | nvidia,tegra20-gmi.txt | 10 - compatible : Should contain one of the following: 11 For Tegra20 must contain "nvidia,tegra20-gmi". 12 For Tegra30 must contain "nvidia,tegra30-gmi". 13 - reg: Should contain GMI controller registers location and length. 14 - clocks: Must contain an entry for each entry in clock-names. 15 - clock-names: Must include the following entries: "gmi" 16 - resets : Must contain an entry for each entry in reset-names. 17 - reset-names : Must include the following entries: "gmi" 18 - #address-cells: The number of cells used to represent physical base 20 - #size-cells: The number of cells used to represent the size of an address [all …]
|
/linux/sound/isa/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 6 select SND_PCM 7 select SND_TIMER 14 select SND_PCM 15 select SND_SB_COMMON 19 select SND_PCM 20 select SND_SB_COMMON 35 select SND_OPL3_LIB 40 will be called snd-adlib. 45 select ISAPNP [all …]
|
/linux/drivers/nfc/s3fwrn5/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 4 select CRYPTO 5 select CRYPTO_HASH 7 Core driver for Samsung S3FWRN5 NFC chip. Contains core utilities 8 of chip. It's intended to be used by PHYs to avoid duplicating lots 14 select NFC_S3FWRN5 17 This module adds support for an I2C interface to the S3FWRN5 chip. 18 Select this if your platform is using the I2C bus. 27 select NFC_S3FWRN5 29 This module adds support for a UART interface to the S3FWRN82 chip. [all …]
|
/linux/drivers/staging/sm750fb/ |
H A D | ddk750_sii164.c | 1 // SPDX-License-Identifier: GPL-2.0 8 /* I2C Address of each SII164 chip */ 27 /* Name of the DVI Controller chip */ 33 * This function gets the vendor ID of the DVI controller chip. 52 * This function gets the device ID of the DVI controller chip. 70 * DVI.C will handle all SiI164 chip stuffs and try its best to make code 76 * This function initialize and detect the DVI controller chip. 79 * edge_select - Edge Select: 84 * bus_select - Input Bus Select: 85 * 0 = Input data bus is 12-bits wide [all …]
|
/linux/drivers/dma/stm32/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 9 select DMA_ENGINE 10 select DMA_VIRTUAL_CHANNELS 12 Enable support for the on-chip DMA controller on STMicroelectronics 21 Enable support for the on-chip DMA multiplexer on STMicroelectronics 29 select DMA_ENGINE 30 select DMA_VIRTUAL_CHANNELS 32 Enable support for the on-chip MDMA controller on STMicroelectronics 39 select DMA_ENGINE 40 select DMA_VIRTUAL_CHANNELS [all …]
|