14821 Add additional AVX512 capabilities14822 Need new word of hardware capabilities14823 aux vector feature mapping should use x86_featuresetReviewed by: Richard Lowe <richlowe@richlowe.net>Revi
14821 Add additional AVX512 capabilities14822 Need new word of hardware capabilities14823 aux vector feature mapping should use x86_featuresetReviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Dan McDonald <danmcd@mnx.io>
show more ...
13782 Add missing capabilities for SPARC T4Reviewed by: Robert Mustacchi <rm@fingolfin.org>Reviewed by: Igor Kozhukhov <igor@dilos.org>Approved by: Dan McDonald <danmcd@joyent.com>
13238 vaes, vpclmulqdq should be plumbed through isainfo13239 umip, etc. are incorrectly conditioned in cpuid.cReviewed by: Peter Tribble <peter.tribble@gmail.com>Reviewed by: Toomas Soome <tsoome
13238 vaes, vpclmulqdq should be plumbed through isainfo13239 umip, etc. are incorrectly conditioned in cpuid.cReviewed by: Peter Tribble <peter.tribble@gmail.com>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Dan McDonald <danmcd@joyent.com>
10893 Need support for new Cascade Lake InstructionsReviewed by: Hans Rosenfeld <hans.rosenfeld@joyent.com>Reviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Richard Lowe <richlowe@richlowe
10893 Need support for new Cascade Lake InstructionsReviewed by: Hans Rosenfeld <hans.rosenfeld@joyent.com>Reviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Richard Lowe <richlowe@richlowe.net>Approved by: Gordon Ross <gwr@nexenta.com>
10226 Need support for new EPYC ISA extensionsReviewed by: Hans Rosenfeld <hans.rosenfeld@joyent.com>Reviewed by: Jason King <jason.king@joyent.com>Reviewed by: Richard Lowe <richlowe@richlowe.net
10226 Need support for new EPYC ISA extensionsReviewed by: Hans Rosenfeld <hans.rosenfeld@joyent.com>Reviewed by: Jason King <jason.king@joyent.com>Reviewed by: Richard Lowe <richlowe@richlowe.net>Approved by: Dan McDonald <danmcd@joyent.com>
10217 mdb: r9w isn't r8w10218 CONV_CAP_VAL_HW2_BUFSIZE wasn't updated10219 AV_386_2_AVX512VPOPCDQ elfcap name should be consistentReviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Rob Joh
10217 mdb: r9w isn't r8w10218 CONV_CAP_VAL_HW2_BUFSIZE wasn't updated10219 AV_386_2_AVX512VPOPCDQ elfcap name should be consistentReviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Rob Johnston <rob.johnston@joyent.com>Reviewed by: Patrick Mooney <patrick.mooney@joyent.com>Reviewed by: Andy Fiddaman <andy@omniosce.org>Approved by: Dan McDonald <danmcd@joyent.com>
9813 isainfo should learn about SHA InstrsReviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Jerry Jelinek <jerry.jelinek@joyent.com>Reviewed by: Yuri Pankov <yuripv@yuripv.net>Reviewed by
9813 isainfo should learn about SHA InstrsReviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Jerry Jelinek <jerry.jelinek@joyent.com>Reviewed by: Yuri Pankov <yuripv@yuripv.net>Reviewed by: Garrett D'Amore <garrett@damore.org>Reviewed by: Andy Fiddaman <omnios@citrus-it.co.uk>Approved by: Richard Lowe <richlowe@richlowe.net>
8534 Want AVX-512 Support8535 kernel cpuid support for new processors8536 xsave area should size dynamically, based on CPU features8537 rtld needs to learn about AVX5128538 add support for xsaveo
8534 Want AVX-512 Support8535 kernel cpuid support for new processors8536 xsave area should size dynamically, based on CPU features8537 rtld needs to learn about AVX5128538 add support for xsaveopt for improved context switching8539 better handling for AMD-specifc *save_ctxt FP exceptionsReviewed by: Robert Mustacchi <rm@joyent.com>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Richard Lowe <richlowe@richlowe.net>
7204 Want broadwell rdseed and adx support7208 Want stac/clac disasm supportReviewed by: Patrick Mooney <patrick.mooney@joyent.com>Reviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Ja
7204 Want broadwell rdseed and adx support7208 Want stac/clac disasm supportReviewed by: Patrick Mooney <patrick.mooney@joyent.com>Reviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Jason King <jason.brian.king@gmail.com>Approved by: Dan McDonald <danmcd@omniti.com>
5755 want support for Intel FMA instrs5756 want support for Intel BMI1 instrs5757 want support for Intel BMI2 instrs5758 want support for Intel AVX2 instrsReviewed by: Jerry Jelinek <jerry.jeline
5755 want support for Intel FMA instrs5756 want support for Intel BMI1 instrs5757 want support for Intel BMI2 instrs5758 want support for Intel AVX2 instrsReviewed by: Jerry Jelinek <jerry.jelinek@joyent.com>Reviewed by: Bryan Cantrill <bryan@joyent.com>Reviewed by: Dan McDonald <danmcd@omniti.com>Reviewed by: Rafael Vanoni <rafael.vanoni@pluribusnetworks.com>Reviewed by: Josef 'Jeff' Sipek <josef.sipek@nexenta.com>Reviewed by: Richard Lowe <richlowe@richlowe.net>Approved by: Dan McDonald <danmcd@omniti.com>
3414 Need a new word of AT_SUN_HWCAP bits3415 Add isainfo support for f16c and rdrand3416 Need disassembler support for rdrand and f16cReviewed by: Jerry Jelinek <jerry.jelinek@joyent.com>Reviewe
3414 Need a new word of AT_SUN_HWCAP bits3415 Add isainfo support for f16c and rdrand3416 Need disassembler support for rdrand and f16cReviewed by: Jerry Jelinek <jerry.jelinek@joyent.com>Reviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Hans Rosenfeld <hans.rosenfeld@nexenta.com>Approved by: Garrett D'Amore <garrett@damore.org>
1347 isainfo should indicate presence of vmx/svm support1348 isainfo -v potentially overflows 80 columnsReviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Robert Mustacchi <rm@joyent.co
1347 isainfo should indicate presence of vmx/svm support1348 isainfo -v potentially overflows 80 columnsReviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Robert Mustacchi <rm@joyent.com>Approved by: Eric Schrock <Eric.Schrock@delphix.com>
6958308 XSAVE/XRSTOR mechanism to save and restore processor stateContributed by Lejun Zhu <lejun.zhu@intel.com>
6478684 isainfo/cpuid reports pause instruction not supported on amd64PSARC/2010/089 Removal of AV_386_PAUSE and AV_386_MON
6916788 ld version 2 mapfile syntaxPSARC/2009/688 Human readable and extensible ld mapfile syntax
6858457 Remove Solaris support for UltraSPARC-AT10 processor
6849998 remove undocumented mapfile $SPECVERS and $NEED options
6750666 getisax(2) needs to detect Intel AES instruction set extension and PCLMULQDQ instruction
6734077 libc routines such as memset, memcpy, strlen, strcpy need to be optimized for SUNW,UltraSPARC-AT106806745 Solaris usage of pci_dma_sync hypervisor interface needs to conform to FWARC 2009/050
6719310 Expose availability of MOVBE instruction
6754965 introduce the SF1_SUNW_ADDR32 bit in software capabilitiesPSARC/2008/622 32-bit Address Restriction Software Capabilities Flag
PSARC/2007/003 Solaris Support for the Rock Processor6368478 Solaris needs to support the Rock processor6440653 stores to sun4v error queue head registers are missing a membar #Sync6639717 FLUSH i
PSARC/2007/003 Solaris Support for the Rock Processor6368478 Solaris needs to support the Rock processor6440653 stores to sun4v error queue head registers are missing a membar #Sync6639717 FLUSH instruction used more than necessary in sun4v
6626135 elfedit capabilities str->value mapping should come from usr/src/common/elfcap
6526262 cpuid ssse3 feature not noted on Intel Woodcrest/Conroe processors6563039 Need support for Intel's SSE4.1 and SSE4.2 instructions
PSARC 2007/337 OPL Jupiter CPU SupportPSARC 2007/433 Integer Multiply-Add instruction set featurePSARC 2007/506 FMA for OPL Jupiter CPU6551253 OPL Jupiter CPU support
12