Home
last modified time | relevance | path

Searched refs:DEF_MOD (Results 1 – 21 of 21) sorted by relevance

/linux/drivers/clk/renesas/
H A Dr8a7795-cpg-mssr.c132 DEF_MOD("3dge", 112, R8A7795_CLK_ZG),
133 DEF_MOD("fdp1-1", 118, R8A7795_CLK_S0D1),
134 DEF_MOD("fdp1-0", 119, R8A7795_CLK_S0D1),
135 DEF_MOD("tmu4", 121, R8A7795_CLK_S0D6),
136 DEF_MOD("tmu3", 122, R8A7795_CLK_S3D2),
137 DEF_MOD("tmu2", 123, R8A7795_CLK_S3D2),
138 DEF_MOD("tmu1", 124, R8A7795_CLK_S3D2),
139 DEF_MOD("tmu0", 125, R8A7795_CLK_CP),
140 DEF_MOD("scif5", 202, R8A7795_CLK_S3D4),
141 DEF_MOD("scif4", 203, R8A7795_CLK_S3D4),
[all …]
H A Dr8a7796-cpg-mssr.c134 DEF_MOD("3dge", 112, R8A7796_CLK_ZG),
135 DEF_MOD("fdp1-0", 119, R8A7796_CLK_S0D1),
136 DEF_MOD("tmu4", 121, R8A7796_CLK_S0D6),
137 DEF_MOD("tmu3", 122, R8A7796_CLK_S3D2),
138 DEF_MOD("tmu2", 123, R8A7796_CLK_S3D2),
139 DEF_MOD("tmu1", 124, R8A7796_CLK_S3D2),
140 DEF_MOD("tmu0", 125, R8A7796_CLK_CP),
141 DEF_MOD("scif5", 202, R8A7796_CLK_S3D4),
142 DEF_MOD("scif4", 203, R8A7796_CLK_S3D4),
143 DEF_MOD("scif3", 204, R8A7796_CLK_S3D4),
[all …]
H A Dr8a7742-cpg-mssr.c83 DEF_MOD("msiof0", 0, R8A7742_CLK_MP),
84 DEF_MOD("vcp1", 100, R8A7742_CLK_ZS),
85 DEF_MOD("vcp0", 101, R8A7742_CLK_ZS),
86 DEF_MOD("vpc1", 102, R8A7742_CLK_ZS),
87 DEF_MOD("vpc0", 103, R8A7742_CLK_ZS),
88 DEF_MOD("tmu1", 111, R8A7742_CLK_P),
89 DEF_MOD("3dg", 112, R8A7742_CLK_ZG),
90 DEF_MOD("2d-dmac", 115, R8A7742_CLK_ZS),
91 DEF_MOD("fdp1-2", 117, R8A7742_CLK_ZS),
92 DEF_MOD("fdp1-1", 118, R8A7742_CLK_ZS),
[all …]
H A Dr8a77965-cpg-mssr.c129 DEF_MOD("3dge", 112, R8A77965_CLK_ZG),
130 DEF_MOD("fdp1-0", 119, R8A77965_CLK_S0D1),
131 DEF_MOD("tmu4", 121, R8A77965_CLK_S0D6),
132 DEF_MOD("tmu3", 122, R8A77965_CLK_S3D2),
133 DEF_MOD("tmu2", 123, R8A77965_CLK_S3D2),
134 DEF_MOD("tmu1", 124, R8A77965_CLK_S3D2),
135 DEF_MOD("tmu0", 125, R8A77965_CLK_CP),
136 DEF_MOD("scif5", 202, R8A77965_CLK_S3D4),
137 DEF_MOD("scif4", 203, R8A77965_CLK_S3D4),
138 DEF_MOD("scif3", 204, R8A77965_CLK_S3D4),
[all …]
H A Dr8a7743-cpg-mssr.c81 DEF_MOD("msiof0", 0, R8A7743_CLK_MP),
82 DEF_MOD("vcp0", 101, R8A7743_CLK_ZS),
83 DEF_MOD("vpc0", 103, R8A7743_CLK_ZS),
84 DEF_MOD("tmu1", 111, R8A7743_CLK_P),
85 DEF_MOD("3dg", 112, R8A7743_CLK_ZG),
86 DEF_MOD("2d-dmac", 115, R8A7743_CLK_ZS),
87 DEF_MOD("fdp1-1", 118, R8A7743_CLK_ZS),
88 DEF_MOD("fdp1-0", 119, R8A7743_CLK_ZS),
89 DEF_MOD("tmu3", 121, R8A7743_CLK_P),
90 DEF_MOD("tmu2", 122, R8A7743_CLK_P),
[all …]
H A Dr8a7791-cpg-mssr.c89 DEF_MOD("msiof0", 0, R8A7791_CLK_MP),
90 DEF_MOD("vcp0", 101, R8A7791_CLK_ZS),
91 DEF_MOD("vpc0", 103, R8A7791_CLK_ZS),
92 DEF_MOD("jpu", 106, R8A7791_CLK_M2),
93 DEF_MOD("ssp1", 109, R8A7791_CLK_ZS),
94 DEF_MOD("tmu1", 111, R8A7791_CLK_P),
95 DEF_MOD("3dg", 112, R8A7791_CLK_ZG),
96 DEF_MOD("2d-dmac", 115, R8A7791_CLK_ZS),
97 DEF_MOD("fdp1-1", 118, R8A7791_CLK_ZS),
98 DEF_MOD("fdp1-0", 119, R8A7791_CLK_ZS),
[all …]
H A Dr8a7790-cpg-mssr.c92 DEF_MOD("msiof0", 0, R8A7790_CLK_MP),
93 DEF_MOD("vcp1", 100, R8A7790_CLK_ZS),
94 DEF_MOD("vcp0", 101, R8A7790_CLK_ZS),
95 DEF_MOD("vpc1", 102, R8A7790_CLK_ZS),
96 DEF_MOD("vpc0", 103, R8A7790_CLK_ZS),
97 DEF_MOD("jpu", 106, R8A7790_CLK_M2),
98 DEF_MOD("ssp1", 109, R8A7790_CLK_ZS),
99 DEF_MOD("tmu1", 111, R8A7790_CLK_P),
100 DEF_MOD("3dg", 112, R8A7790_CLK_ZG),
101 DEF_MOD("2d-dmac", 115, R8A7790_CLK_ZS),
[all …]
H A Dr8a774e1-cpg-mssr.c128 DEF_MOD("3dge", 112, R8A774E1_CLK_ZG),
129 DEF_MOD("fdp1-1", 118, R8A774E1_CLK_S0D1),
130 DEF_MOD("fdp1-0", 119, R8A774E1_CLK_S0D1),
131 DEF_MOD("tmu4", 121, R8A774E1_CLK_S0D6),
132 DEF_MOD("tmu3", 122, R8A774E1_CLK_S3D2),
133 DEF_MOD("tmu2", 123, R8A774E1_CLK_S3D2),
134 DEF_MOD("tmu1", 124, R8A774E1_CLK_S3D2),
135 DEF_MOD("tmu0", 125, R8A774E1_CLK_CP),
136 DEF_MOD("vcplf", 130, R8A774E1_CLK_S2D1),
137 DEF_MOD("vdpb", 131, R8A774E1_CLK_S2D1),
[all …]
H A Dr8a774a1-cpg-mssr.c127 DEF_MOD("3dge", 112, R8A774A1_CLK_ZG),
128 DEF_MOD("tmu4", 121, R8A774A1_CLK_S0D6),
129 DEF_MOD("tmu3", 122, R8A774A1_CLK_S3D2),
130 DEF_MOD("tmu2", 123, R8A774A1_CLK_S3D2),
131 DEF_MOD("tmu1", 124, R8A774A1_CLK_S3D2),
132 DEF_MOD("tmu0", 125, R8A774A1_CLK_CP),
133 DEF_MOD("fdp1-0", 119, R8A774A1_CLK_S0D1),
134 DEF_MOD("scif5", 202, R8A774A1_CLK_S3D4),
135 DEF_MOD("scif4", 203, R8A774A1_CLK_S3D4),
136 DEF_MOD("scif3", 204, R8A774A1_CLK_S3D4),
[all …]
H A Dr8a774b1-cpg-mssr.c124 DEF_MOD("3dge", 112, R8A774B1_CLK_ZG),
125 DEF_MOD("tmu4", 121, R8A774B1_CLK_S0D6),
126 DEF_MOD("tmu3", 122, R8A774B1_CLK_S3D2),
127 DEF_MOD("tmu2", 123, R8A774B1_CLK_S3D2),
128 DEF_MOD("tmu1", 124, R8A774B1_CLK_S3D2),
129 DEF_MOD("tmu0", 125, R8A774B1_CLK_CP),
130 DEF_MOD("fdp1-0", 119, R8A774B1_CLK_S0D1),
131 DEF_MOD("scif5", 202, R8A774B1_CLK_S3D4),
132 DEF_MOD("scif4", 203, R8A774B1_CLK_S3D4),
133 DEF_MOD("scif3", 204, R8A774B1_CLK_S3D4),
[all …]
H A Dr8a7745-cpg-mssr.c81 DEF_MOD("msiof0", 0, R8A7745_CLK_MP),
82 DEF_MOD("vcp0", 101, R8A7745_CLK_ZS),
83 DEF_MOD("vpc0", 103, R8A7745_CLK_ZS),
84 DEF_MOD("tmu1", 111, R8A7745_CLK_P),
85 DEF_MOD("3dg", 112, R8A7745_CLK_ZG),
86 DEF_MOD("2d-dmac", 115, R8A7745_CLK_ZS),
87 DEF_MOD("fdp1-0", 119, R8A7745_CLK_ZS),
88 DEF_MOD("tmu3", 121, R8A7745_CLK_P),
89 DEF_MOD("tmu2", 122, R8A7745_CLK_P),
90 DEF_MOD("cmt0", 124, R8A7745_CLK_R),
[all …]
H A Dr8a7794-cpg-mssr.c87 DEF_MOD("msiof0", 0, R8A7794_CLK_MP),
88 DEF_MOD("vcp0", 101, R8A7794_CLK_ZS),
89 DEF_MOD("vpc0", 103, R8A7794_CLK_ZS),
90 DEF_MOD("jpu", 106, R8A7794_CLK_M2),
91 DEF_MOD("tmu1", 111, R8A7794_CLK_P),
92 DEF_MOD("3dg", 112, R8A7794_CLK_ZG),
93 DEF_MOD("2d-dmac", 115, R8A7794_CLK_ZS),
94 DEF_MOD("fdp1-0", 119, R8A7794_CLK_ZS),
95 DEF_MOD("tmu3", 121, R8A7794_CLK_P),
96 DEF_MOD("tmu2", 122, R8A7794_CLK_P),
[all …]
H A Dr8a77990-cpg-mssr.c136 DEF_MOD("tmu4", 121, R8A77990_CLK_S0D6C),
137 DEF_MOD("tmu3", 122, R8A77990_CLK_S3D2C),
138 DEF_MOD("tmu2", 123, R8A77990_CLK_S3D2C),
139 DEF_MOD("tmu1", 124, R8A77990_CLK_S3D2C),
140 DEF_MOD("tmu0", 125, R8A77990_CLK_CP),
141 DEF_MOD("scif5", 202, R8A77990_CLK_S3D4C),
142 DEF_MOD("scif4", 203, R8A77990_CLK_S3D4C),
143 DEF_MOD("scif3", 204, R8A77990_CLK_S3D4C),
144 DEF_MOD("scif1", 206, R8A77990_CLK_S3D4C),
145 DEF_MOD("scif0", 207, R8A77990_CLK_S3D4C),
[all …]
H A Dr8a77470-cpg-mssr.c77 DEF_MOD("msiof0", 0, R8A77470_CLK_MP),
78 DEF_MOD("vcp0", 101, R8A77470_CLK_ZS),
79 DEF_MOD("vpc0", 103, R8A77470_CLK_ZS),
80 DEF_MOD("tmu1", 111, R8A77470_CLK_P),
81 DEF_MOD("3dg", 112, R8A77470_CLK_ZS),
82 DEF_MOD("2d-dmac", 115, R8A77470_CLK_ZS),
83 DEF_MOD("fdp1-0", 119, R8A77470_CLK_ZS),
84 DEF_MOD("tmu3", 121, R8A77470_CLK_P),
85 DEF_MOD("tmu2", 122, R8A77470_CLK_P),
86 DEF_MOD("cmt0", 124, R8A77470_CLK_R),
[all …]
H A Dr8a774c0-cpg-mssr.c135 DEF_MOD("tmu4", 121, R8A774C0_CLK_S0D6C),
136 DEF_MOD("tmu3", 122, R8A774C0_CLK_S3D2C),
137 DEF_MOD("tmu2", 123, R8A774C0_CLK_S3D2C),
138 DEF_MOD("tmu1", 124, R8A774C0_CLK_S3D2C),
139 DEF_MOD("tmu0", 125, R8A774C0_CLK_CP),
140 DEF_MOD("scif5", 202, R8A774C0_CLK_S3D4C),
141 DEF_MOD("scif4", 203, R8A774C0_CLK_S3D4C),
142 DEF_MOD("scif3", 204, R8A774C0_CLK_S3D4C),
143 DEF_MOD("scif1", 206, R8A774C0_CLK_S3D4C),
144 DEF_MOD("scif0", 207, R8A774C0_CLK_S3D4C),
[all …]
H A Dr8a779a0-cpg-mssr.c145 DEF_MOD("3dge", 0, R8A779A0_CLK_ZG),
146 DEF_MOD("isp0", 16, R8A779A0_CLK_S1D1),
147 DEF_MOD("isp1", 17, R8A779A0_CLK_S1D1),
148 DEF_MOD("isp2", 18, R8A779A0_CLK_S1D1),
149 DEF_MOD("isp3", 19, R8A779A0_CLK_S1D1),
150 DEF_MOD("avb0", 211, R8A779A0_CLK_S3D2),
151 DEF_MOD("avb1", 212, R8A779A0_CLK_S3D2),
152 DEF_MOD("avb2", 213, R8A779A0_CLK_S3D2),
153 DEF_MOD("avb3", 214, R8A779A0_CLK_S3D2),
154 DEF_MOD("avb4", 215, R8A779A0_CLK_S3D2),
[all …]
H A Dr8a77980-cpg-mssr.c116 DEF_MOD("tmu4", 121, R8A77980_CLK_S0D6),
117 DEF_MOD("tmu3", 122, R8A77980_CLK_S0D6),
118 DEF_MOD("tmu2", 123, R8A77980_CLK_S0D6),
119 DEF_MOD("tmu1", 124, R8A77980_CLK_S0D6),
120 DEF_MOD("tmu0", 125, R8A77980_CLK_CP),
121 DEF_MOD("scif4", 203, R8A77980_CLK_S3D4),
122 DEF_MOD("scif3", 204, R8A77980_CLK_S3D4),
123 DEF_MOD("scif1", 206, R8A77980_CLK_S3D4),
124 DEF_MOD("scif0", 207, R8A77980_CLK_S3D4),
125 DEF_MOD("msiof3", 208, R8A77980_CLK_MSO),
[all …]
H A Dr8a7792-cpg-mssr.c80 DEF_MOD("msiof0", 0, R8A7792_CLK_MP),
81 DEF_MOD("jpu", 106, R8A7792_CLK_M2),
82 DEF_MOD("tmu1", 111, R8A7792_CLK_P),
83 DEF_MOD("3dg", 112, R8A7792_CLK_ZG),
84 DEF_MOD("2d-dmac", 115, R8A7792_CLK_ZS),
85 DEF_MOD("tmu3", 121, R8A7792_CLK_P),
86 DEF_MOD("tmu2", 122, R8A7792_CLK_P),
87 DEF_MOD("cmt0", 124, R8A7792_CLK_R),
88 DEF_MOD("tmu0", 125, R8A7792_CLK_CP),
89 DEF_MOD("vsp1du1", 127, R8A7792_CLK_ZS),
[all …]
H A Dr8a77995-cpg-mssr.c122 DEF_MOD("tmu4", 121, R8A77995_CLK_S1D4C),
123 DEF_MOD("tmu3", 122, R8A77995_CLK_S3D2C),
124 DEF_MOD("tmu2", 123, R8A77995_CLK_S3D2C),
125 DEF_MOD("tmu1", 124, R8A77995_CLK_S3D2C),
126 DEF_MOD("tmu0", 125, R8A77995_CLK_CP),
127 DEF_MOD("scif5", 202, R8A77995_CLK_S3D4C),
128 DEF_MOD("scif4", 203, R8A77995_CLK_S3D4C),
129 DEF_MOD("scif3", 204, R8A77995_CLK_S3D4C),
130 DEF_MOD("scif1", 206, R8A77995_CLK_S3D4C),
131 DEF_MOD("scif0", 207, R8A77995_CLK_S3D4C),
[all …]
H A Dr8a779f0-cpg-mssr.c131 DEF_MOD("hscif0", 514, R8A779F0_CLK_SASYNCPERD1),
132 DEF_MOD("hscif1", 515, R8A779F0_CLK_SASYNCPERD1),
133 DEF_MOD("hscif2", 516, R8A779F0_CLK_SASYNCPERD1),
134 DEF_MOD("hscif3", 517, R8A779F0_CLK_SASYNCPERD1),
135 DEF_MOD("i2c0", 518, R8A779F0_CLK_S0D6_PER),
136 DEF_MOD("i2c1", 519, R8A779F0_CLK_S0D6_PER),
137 DEF_MOD("i2c2", 520, R8A779F0_CLK_S0D6_PER),
138 DEF_MOD("i2c3", 521, R8A779F0_CLK_S0D6_PER),
139 DEF_MOD("i2c4", 522, R8A779F0_CLK_S0D6_PER),
140 DEF_MOD("i2c5", 523, R8A779F0_CLK_S0D6_PER),
[all …]
H A Drzv2h-cpg.h287 #define DEF_MOD(_name, _parent, _onindex, _onbit, _monindex, _monbit, _mstop) \ macro