Home
last modified time | relevance | path

Searched refs:val32 (Results 1 – 25 of 76) sorted by relevance

1234

/linux/drivers/net/wireless/realtek/rtl8xxxu/
H A D8188f.c360 u32 val32, ofdm, mcs; in rtl8188f_set_tx_power() local
368 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32); in rtl8188f_set_tx_power()
369 val32 &= 0xffff00ff; in rtl8188f_set_tx_power()
370 val32 |= (cck << 8); in rtl8188f_set_tx_power()
371 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32); in rtl8188f_set_tx_power()
373 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11); in rtl8188f_set_tx_power()
374 val32 &= 0xff; in rtl8188f_set_tx_power()
375 val32 |= ((cck << 8) | (cck << 16) | (cck << 24)); in rtl8188f_set_tx_power()
376 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32); in rtl8188f_set_tx_power()
430 u32 val32, initial_gain, reg948; in rtl8188f_spur_calibration() local
[all …]
H A D8710b.c466 u32 val32, value = 0xffffffff; in rtl8710b_indirect_read32() local
481 val32 = rtl8xxxu_read32(priv, REG_EFUSE_INDIRECT_CTRL_8710B); in rtl8710b_indirect_read32()
482 while ((val32 & BIT(31)) && (--polling_count > 0)); in rtl8710b_indirect_read32()
486 __func__, addr, val32); in rtl8710b_indirect_read32()
502 u32 val32; in rtl8710b_indirect_write32() local
517 val32 = rtl8xxxu_read32(priv, REG_EFUSE_INDIRECT_CTRL_8710B); in rtl8710b_indirect_write32()
518 while ((val32 & BIT(31)) && (--polling_count > 0)); in rtl8710b_indirect_write32()
522 __func__, val, addr, val32); in rtl8710b_indirect_write32()
542 u32 val32; in rtl8710b_read_efuse8() local
551 val32 = rtl8xxxu_read32(priv, REG_EFUSE_INDIRECT_CTRL_8710B); in rtl8710b_read_efuse8()
[all …]
H A D8723b.c294 u32 val32, sys_cfg, vendor; in rtl8723bu_identify_chip() local
311 val32 = rtl8xxxu_read32(priv, REG_MULTI_FUNC_CTRL); in rtl8723bu_identify_chip()
312 if (val32 & MULTI_WIFI_FUNC_EN) in rtl8723bu_identify_chip()
314 if (val32 & MULTI_BT_FUNC_EN) in rtl8723bu_identify_chip()
316 if (val32 & MULTI_GPS_FUNC_EN) in rtl8723bu_identify_chip()
323 val32 = rtl8xxxu_read32(priv, REG_GPIO_OUTSTS); in rtl8723bu_identify_chip()
324 priv->rom_rev = u32_get_bits(val32, GPIO_RF_RL_ID); in rtl8723bu_identify_chip()
391 u32 val32, ofdm, mcs; in rtl8723b_set_tx_power() local
399 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32); in rtl8723b_set_tx_power()
400 val32 &= 0xffff00ff; in rtl8723b_set_tx_power()
[all …]
H A D8192e.c468 u32 val32, bonding, sys_cfg, vendor; in rtl8192eu_identify_chip() local
497 val32 = rtl8xxxu_read32(priv, REG_GPIO_OUTSTS); in rtl8192eu_identify_chip()
498 priv->rom_rev = u32_get_bits(val32, GPIO_RF_RL_ID); in rtl8192eu_identify_chip()
515 u32 val32, ofdm, mcs; in rtl8192e_set_tx_power() local
524 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_A_CCK1_MCS32); in rtl8192e_set_tx_power()
525 val32 &= 0xffff00ff; in rtl8192e_set_tx_power()
526 val32 |= (cck << 8); in rtl8192e_set_tx_power()
527 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32); in rtl8192e_set_tx_power()
529 val32 = rtl8xxxu_read32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11); in rtl8192e_set_tx_power()
530 val32 &= 0xff; in rtl8192e_set_tx_power()
[all …]
H A D8723a.c144 u32 val32, sys_cfg, vendor; in rtl8723au_identify_chip() local
163 val32 = rtl8xxxu_read32(priv, REG_MULTI_FUNC_CTRL); in rtl8723au_identify_chip()
164 if (val32 & MULTI_WIFI_FUNC_EN) in rtl8723au_identify_chip()
166 if (val32 & MULTI_BT_FUNC_EN) in rtl8723au_identify_chip()
168 if (val32 & MULTI_GPS_FUNC_EN) in rtl8723au_identify_chip()
175 val32 = rtl8xxxu_read32(priv, REG_GPIO_OUTSTS); in rtl8723au_identify_chip()
176 priv->rom_rev = u32_get_bits(val32, GPIO_RF_RL_ID); in rtl8723au_identify_chip()
279 u32 val32; in rtl8723a_emu_to_active() local
306 val32 = rtl8xxxu_read32(priv, REG_APS_FSMCO); in rtl8723a_emu_to_active()
307 if (val32 & BIT(17)) in rtl8723a_emu_to_active()
[all …]
H A D8192f.c395 u32 sys_cfg, vendor, val32; in rtl8192fu_identify_chip() local
410 val32 = rtl8xxxu_read32(priv, REG_MULTI_FUNC_CTRL); in rtl8192fu_identify_chip()
411 priv->has_wifi = u32_get_bits(val32, MULTI_WIFI_FUNC_EN); in rtl8192fu_identify_chip()
412 priv->has_bluetooth = u32_get_bits(val32, MULTI_BT_FUNC_EN); in rtl8192fu_identify_chip()
413 priv->has_gps = u32_get_bits(val32, MULTI_GPS_FUNC_EN); in rtl8192fu_identify_chip()
419 val32 = rtl8xxxu_read32(priv, REG_GPIO_OUTSTS); in rtl8192fu_identify_chip()
420 priv->rom_rev = u32_get_bits(val32, GPIO_RF_RL_ID); in rtl8192fu_identify_chip()
429 u32 val32, ofdm, mcs; in rtl8192f_set_tx_power() local
438 val32 = (cck << 16) | (cck << 8) | cck; in rtl8192f_set_tx_power()
440 0x7f7f7f00, val32); in rtl8192f_set_tx_power()
[all …]
H A D8192c.c342 u32 val32, bonding, sys_cfg, vendor; in rtl8192cu_identify_chip() local
382 val32 = rtl8xxxu_read32(priv, REG_GPIO_OUTSTS); in rtl8192cu_identify_chip()
383 priv->rom_rev = u32_get_bits(val32, GPIO_RF_RL_ID); in rtl8192cu_identify_chip()
495 u32 val32; in rtl8192cu_power_on() local
589 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XCD_RF_PARM); in rtl8192cu_power_on()
590 val32 &= ~BIT(1); in rtl8192cu_power_on()
591 rtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_PARM, val32); in rtl8192cu_power_on()
/linux/drivers/crypto/intel/qat/qat_common/
H A Dicp_qat_hw_20_comp.h25 u32 val32 = 0; in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER() local
27 QAT_FIELD_SET(val32, csr.algo, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
30 QAT_FIELD_SET(val32, csr.sd, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
33 QAT_FIELD_SET(val32, csr.edmm, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
36 QAT_FIELD_SET(val32, csr.hbs, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
39 QAT_FIELD_SET(val32, csr.lllbd, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
42 QAT_FIELD_SET(val32, csr.mmctrl, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
45 QAT_FIELD_SET(val32, csr.hash_col, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
48 QAT_FIELD_SET(val32, csr.hash_update, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
51 QAT_FIELD_SET(val32, csr.skip_ctrl, in ICP_QAT_FW_COMP_20_BUILD_CONFIG_LOWER()
[all …]
/linux/drivers/watchdog/
H A DiTCO_vendor_support.c79 unsigned long val32; in supermicro_old_pre_start() local
82 val32 = inl(smires->start); in supermicro_old_pre_start()
83 val32 &= 0xffffdfff; /* Turn off SMI clearing watchdog */ in supermicro_old_pre_start()
84 outl(val32, smires->start); /* Needed to activate watchdog */ in supermicro_old_pre_start()
89 unsigned long val32; in supermicro_old_pre_stop() local
92 val32 = inl(smires->start); in supermicro_old_pre_stop()
93 val32 |= 0x00002000; /* Turn on SMI clearing watchdog */ in supermicro_old_pre_stop()
94 outl(val32, smires->start); /* Needed to deactivate watchdog */ in supermicro_old_pre_stop()
130 unsigned long val32; in broken_bios_start() local
132 val32 = inl(smires->start); in broken_bios_start()
[all …]
H A DiTCO_wdt.c187 u32 val32 = 0, newval32 = 0; in update_no_reboot_bit_pci() local
189 pci_read_config_dword(p->pci_dev, 0xd4, &val32); in update_no_reboot_bit_pci()
191 val32 |= no_reboot_bit(p); in update_no_reboot_bit_pci()
193 val32 &= ~no_reboot_bit(p); in update_no_reboot_bit_pci()
194 pci_write_config_dword(p->pci_dev, 0xd4, val32); in update_no_reboot_bit_pci()
198 if (val32 != newval32) in update_no_reboot_bit_pci()
207 u32 val32 = 0, newval32 = 0; in update_no_reboot_bit_mem() local
209 val32 = readl(p->gcs_pmc); in update_no_reboot_bit_mem()
211 val32 |= no_reboot_bit(p); in update_no_reboot_bit_mem()
213 val32 &= ~no_reboot_bit(p); in update_no_reboot_bit_mem()
[all …]
/linux/drivers/net/wireless/st/cw1200/
H A Dfwio.c55 u32 val32; in cw1200_load_firmware_cw1200() local
136 REG_READ(ST90TDS_CONFIG_REG_ID, val32); in cw1200_load_firmware_cw1200()
137 val32 &= ~ST90TDS_CONFIG_CPU_RESET_BIT; in cw1200_load_firmware_cw1200()
138 REG_WRITE(ST90TDS_CONFIG_REG_ID, val32); in cw1200_load_firmware_cw1200()
141 val32 &= ~ST90TDS_CONFIG_CPU_CLK_DIS_BIT; in cw1200_load_firmware_cw1200()
142 REG_WRITE(ST90TDS_CONFIG_REG_ID, val32); in cw1200_load_firmware_cw1200()
160 APB_READ(DOWNLOAD_IMAGE_SIZE_REG, val32); in cw1200_load_firmware_cw1200()
161 if (val32 == DOWNLOAD_I_AM_HERE) in cw1200_load_firmware_cw1200()
166 if (val32 != DOWNLOAD_I_AM_HERE) { in cw1200_load_firmware_cw1200()
176 val32 = firmware->size; /* Explicit cast from size_t to u32 */ in cw1200_load_firmware_cw1200()
[all …]
H A Dhwio.c174 u32 val32 = 0; in cw1200_indirect_read() local
191 ret = __cw1200_reg_read_32(priv, ST90TDS_CONFIG_REG_ID, &val32); in cw1200_indirect_read()
199 val32 | prefetch); in cw1200_indirect_read()
207 ret = __cw1200_reg_read_32(priv, ST90TDS_CONFIG_REG_ID, &val32); in cw1200_indirect_read()
212 if (!(val32 & prefetch)) in cw1200_indirect_read()
218 if (val32 & prefetch) { in cw1200_indirect_read()
269 u32 val32; in __cw1200_irq_enable() local
274 ret = __cw1200_reg_read_32(priv, ST90TDS_CONFIG_REG_ID, &val32); in __cw1200_irq_enable()
281 val32 |= ST90TDS_CONF_IRQ_RDY_ENABLE; in __cw1200_irq_enable()
283 val32 &= ~ST90TDS_CONF_IRQ_RDY_ENABLE; in __cw1200_irq_enable()
[all …]
/linux/drivers/hwtracing/coresight/
H A Dcoresight-cfg-afdo.c36 .val32 = 0x20001,
42 .val32 = 0x20002,
54 .val32 = 0,
60 .val32 = 0x10001,
72 .val32 = 1,
78 .val32 = 0x8102,
85 .val32 = 0x0081,
91 .val32 = 0x0000,
97 .val32 = 0x0003,
H A Dcoresight-config.c24 u32 tmp32 = reg_csdev->reg_desc.val32; in cscfg_set_reg()
34 tmp32 |= reg_csdev->reg_desc.val32 & reg_csdev->reg_desc.mask32; in cscfg_set_reg()
49 reg_csdev->reg_desc.val32 = *(u32 *)(reg_csdev->driver_regval); in cscfg_save_reg()
70 reg_csdev->reg_desc.val32 = (u32)param_csdev->current_value; in cscfg_init_reg_param()
174 param_csdev->reg_csdev->reg_desc.val32 = (u32)val; in cscfg_update_presets()
213 param_csdev->reg_csdev->reg_desc.val32 = (u32)val; in cscfg_update_curr_params()
/linux/sound/soc/codecs/
H A Dcs35l35.c1243 unsigned int val32 = 0; in cs35l35_handle_of_data() local
1255 ret = of_property_read_u32(np, "cirrus,boost-ctl-millivolt", &val32); in cs35l35_handle_of_data()
1257 if (val32 < 2600 || val32 > 9000) { in cs35l35_handle_of_data()
1259 "Invalid Boost Voltage %d mV\n", val32); in cs35l35_handle_of_data()
1262 pdata->bst_vctl = ((val32 - 2600) / 100) + 1; in cs35l35_handle_of_data()
1265 ret = of_property_read_u32(np, "cirrus,boost-peak-milliamp", &val32); in cs35l35_handle_of_data()
1267 if (val32 < 1680 || val32 > 4480) { in cs35l35_handle_of_data()
1269 "Invalid Boost Peak Current %u mA\n", val32); in cs35l35_handle_of_data()
1273 pdata->bst_ipk = ((val32 - 1680) / 110) | CS35L35_VALID_PDATA; in cs35l35_handle_of_data()
1276 ret = of_property_read_u32(np, "cirrus,boost-ind-nanohenry", &val32); in cs35l35_handle_of_data()
[all …]
H A Dcs35l33.c922 u32 val32; in cs35l33_get_hg_data() local
928 if (of_property_read_u32(hg, "cirrus,mem-depth", &val32) >= 0) in cs35l33_get_hg_data()
929 hg_config->mem_depth = val32; in cs35l33_get_hg_data()
931 &val32) >= 0) in cs35l33_get_hg_data()
932 hg_config->release_rate = val32; in cs35l33_get_hg_data()
933 if (of_property_read_u32(hg, "cirrus,ldo-thld", &val32) >= 0) in cs35l33_get_hg_data()
934 hg_config->ldo_thld = val32; in cs35l33_get_hg_data()
936 &val32) >= 0) in cs35l33_get_hg_data()
937 hg_config->ldo_path_disable = val32; in cs35l33_get_hg_data()
939 &val32) >= 0) in cs35l33_get_hg_data()
[all …]
/linux/drivers/misc/ocxl/
H A Dconfig.c365 u32 val32; in read_template_version() local
369 rc = read_afu_info(dev, fn, OCXL_DVSEC_TEMPL_VERSION, &val32); in read_template_version()
373 *len = EXTRACT_BITS(val32, 16, 31); in read_template_version()
374 major = EXTRACT_BITS(val32, 8, 15); in read_template_version()
375 minor = EXTRACT_BITS(val32, 0, 7); in read_template_version()
569 u32 val32; in read_afu_lpc_memory_info() local
590 rc = read_afu_info(dev, fn, OCXL_DVSEC_TEMPL_ALL_MEM_SZ, &val32); in read_afu_lpc_memory_info()
594 val32 = EXTRACT_BITS(val32, 0, 7); in read_afu_lpc_memory_info()
595 if (!val32) in read_afu_lpc_memory_info()
608 total_mem_size = 1ull << val32; in read_afu_lpc_memory_info()
[all …]
/linux/drivers/input/touchscreen/
H A Dtsc2007_core.c221 u32 val32; in tsc2007_probe_properties() local
224 if (!device_property_read_u32(dev, "ti,max-rt", &val32)) in tsc2007_probe_properties()
225 ts->max_rt = val32; in tsc2007_probe_properties()
229 if (!device_property_read_u32(dev, "ti,fuzzx", &val32)) in tsc2007_probe_properties()
230 ts->fuzzx = val32; in tsc2007_probe_properties()
232 if (!device_property_read_u32(dev, "ti,fuzzy", &val32)) in tsc2007_probe_properties()
233 ts->fuzzy = val32; in tsc2007_probe_properties()
235 if (!device_property_read_u32(dev, "ti,fuzzz", &val32)) in tsc2007_probe_properties()
236 ts->fuzzz = val32; in tsc2007_probe_properties()
243 if (!device_property_read_u32(dev, "ti,x-plate-ohms", &val32)) { in tsc2007_probe_properties()
[all …]
/linux/drivers/pci/controller/
H A Dpci-xgene.c287 u32 val32 = 0; in xgene_pcie_set_ib_mask() local
290 val32 = xgene_pcie_readl(port, addr); in xgene_pcie_set_ib_mask()
291 val = (val32 & 0x0000ffff) | (lower_32_bits(mask) << 16); in xgene_pcie_set_ib_mask()
294 val32 = xgene_pcie_readl(port, addr + 0x04); in xgene_pcie_set_ib_mask()
295 val = (val32 & 0xffff0000) | (lower_32_bits(mask) >> 16); in xgene_pcie_set_ib_mask()
298 val32 = xgene_pcie_readl(port, addr + 0x04); in xgene_pcie_set_ib_mask()
299 val = (val32 & 0x0000ffff) | (upper_32_bits(mask) << 16); in xgene_pcie_set_ib_mask()
302 val32 = xgene_pcie_readl(port, addr + 0x08); in xgene_pcie_set_ib_mask()
303 val = (val32 & 0xffff0000) | (upper_32_bits(mask) >> 16); in xgene_pcie_set_ib_mask()
312 u32 val32; in xgene_pcie_linkup() local
[all …]
/linux/drivers/net/ethernet/chelsio/cxgb/
H A Dpm3393.c194 u32 val32; in pm3393_interrupt_clear() local
199 pmread(cmac, SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_STATUS, &val32); in pm3393_interrupt_clear()
200 pmread(cmac, SUNI1x10GEXP_REG_XRF_INTERRUPT_STATUS, &val32); in pm3393_interrupt_clear()
201 pmread(cmac, SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_STATUS, &val32); in pm3393_interrupt_clear()
202 pmread(cmac, SUNI1x10GEXP_REG_RXOAM_INTERRUPT_STATUS, &val32); in pm3393_interrupt_clear()
203 pmread(cmac, SUNI1x10GEXP_REG_PL4ODP_INTERRUPT, &val32); in pm3393_interrupt_clear()
204 pmread(cmac, SUNI1x10GEXP_REG_XTEF_INTERRUPT_STATUS, &val32); in pm3393_interrupt_clear()
205 pmread(cmac, SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_INTERRUPT, &val32); in pm3393_interrupt_clear()
206 pmread(cmac, SUNI1x10GEXP_REG_TXOAM_INTERRUPT_STATUS, &val32); in pm3393_interrupt_clear()
207 pmread(cmac, SUNI1x10GEXP_REG_RXXG_INTERRUPT, &val32); in pm3393_interrupt_clear()
[all …]
/linux/net/ethtool/
H A Dbitset.c746 u32 *val32; in ethnl_bitset_size() local
752 val32 = kmalloc_array(2 * nwords, sizeof(u32), GFP_KERNEL); in ethnl_bitset_size()
753 if (!val32) in ethnl_bitset_size()
755 mask32 = val32 + nwords; in ethnl_bitset_size()
757 val32 = small_val32; in ethnl_bitset_size()
761 bitmap_to_arr32(val32, val, nbits); in ethnl_bitset_size()
766 ret = ethnl_bitset32_size(val32, mask32, nbits, names, compact); in ethnl_bitset_size()
769 kfree(val32); in ethnl_bitset_size()
782 u32 *val32; in ethnl_put_bitset() local
788 val32 = kmalloc_array(2 * nwords, sizeof(u32), GFP_KERNEL); in ethnl_put_bitset()
[all …]
/linux/arch/riscv/kernel/tests/module_test/
H A Dtest_module_linking_main.c37 int val32 = test_set32(); in run_test_set() local
42 CHECK_EQ(val32, 0); in run_test_set()
51 int val32 = test_sub32(); in run_test_sub() local
57 CHECK_EQ(val32, 0); in run_test_sub()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192du/
H A Dhw.c428 u32 val32; in _rtl92du_init_adaptive_ctrl() local
430 val32 = rtl_read_dword(rtlpriv, REG_RRSR); in _rtl92du_init_adaptive_ctrl()
431 val32 &= ~0xfffff; in _rtl92du_init_adaptive_ctrl()
433 val32 |= 0xffff0; /* No CCK */ in _rtl92du_init_adaptive_ctrl()
435 val32 |= 0xffff1; in _rtl92du_init_adaptive_ctrl()
436 rtl_write_dword(rtlpriv, REG_RRSR, val32); in _rtl92du_init_adaptive_ctrl()
641 u32 val32; in rtl92du_hw_init() local
730 val32 = rtl_read_dword(rtlpriv, REG_TXDMA_OFFSET_CHK); in rtl92du_hw_init()
731 val32 |= DROP_DATA_EN; in rtl92du_hw_init()
732 rtl_write_dword(rtlpriv, REG_TXDMA_OFFSET_CHK, val32); in rtl92du_hw_init()
[all …]
/linux/tools/lib/perf/Documentation/examples/
H A Dsampling.c20 __u32 val32[2]; member
95 pid = u.val32[0]; in main()
96 tid = u.val32[1]; in main()
100 cpu = u.val32[0]; in main()
/linux/lib/zstd/common/
H A Dmem.h69 MEM_STATIC void MEM_writeLE32(void* memPtr, U32 val32);
78 MEM_STATIC void MEM_writeBE32(void* memPtr, U32 val32);
174 MEM_STATIC void MEM_writeLE32(void *memPtr, U32 val32) in MEM_writeLE32() argument
176 put_unaligned_le32(val32, memPtr); in MEM_writeLE32()
212 MEM_STATIC void MEM_writeBE32(void *memPtr, U32 val32) in MEM_writeBE32() argument
214 put_unaligned_be32(val32, memPtr); in MEM_writeBE32()

1234