Home
last modified time | relevance | path

Searched +full:reg +full:- +full:spacing (Results 1 – 25 of 45) sorted by relevance

12

/linux/drivers/net/ethernet/intel/idpf/
H A Didpf_vf_dev.c1 // SPDX-License-Identifier: GPL-2.0-only
11 * idpf_vf_ctlq_reg_init - initialize default mailbox registers
21 switch (ccq->type) { in idpf_vf_ctlq_reg_init()
24 ccq->reg.head = VF_ATQH; in idpf_vf_ctlq_reg_init()
25 ccq->reg.tail = VF_ATQT; in idpf_vf_ctlq_reg_init()
26 ccq->reg.len = VF_ATQLEN; in idpf_vf_ctlq_reg_init()
27 ccq->reg.bah = VF_ATQBAH; in idpf_vf_ctlq_reg_init()
28 ccq->reg.bal = VF_ATQBAL; in idpf_vf_ctlq_reg_init()
29 ccq->reg.len_mask = VF_ATQLEN_ATQLEN_M; in idpf_vf_ctlq_reg_init()
30 ccq->reg.len_ena_mask = VF_ATQLEN_ATQENABLE_M; in idpf_vf_ctlq_reg_init()
[all …]
H A Didpf_dev.c1 // SPDX-License-Identifier: GPL-2.0-only
11 * idpf_ctlq_reg_init - initialize default mailbox registers
21 switch (ccq->type) { in idpf_ctlq_reg_init()
24 ccq->reg.head = PF_FW_ATQH; in idpf_ctlq_reg_init()
25 ccq->reg.tail = PF_FW_ATQT; in idpf_ctlq_reg_init()
26 ccq->reg.len = PF_FW_ATQLEN; in idpf_ctlq_reg_init()
27 ccq->reg.bah = PF_FW_ATQBAH; in idpf_ctlq_reg_init()
28 ccq->reg.bal = PF_FW_ATQBAL; in idpf_ctlq_reg_init()
29 ccq->reg.len_mask = PF_FW_ATQLEN_ATQLEN_M; in idpf_ctlq_reg_init()
30 ccq->reg.len_ena_mask = PF_FW_ATQLEN_ATQENABLE_M; in idpf_ctlq_reg_init()
[all …]
H A Didpf_txrx.h1 /* SPDX-License-Identifier: GPL-2.0-only */
83 #define IDPF_RX_BUFQ_WORKING_SET(rxq) ((rxq)->desc_count - 1)
87 if (unlikely(++(ntc) == (rxq)->desc_count)) { \
95 if (unlikely(++(idx) == (q)->desc_count)) \
117 ((((txq)->next_to_clean > (txq)->next_to_use) ? 0 : (txq)->desc_count) + \
118 (txq)->next_to_clean - (txq)->next_to_use - 1)
120 #define IDPF_TX_BUF_RSV_UNUSED(txq) ((txq)->stash->buf_stack.top)
122 (txq)->desc_count >> 2)
124 #define IDPF_TX_COMPLQ_OVERFLOW_THRESH(txcq) ((txcq)->desc_count >> 1)
129 (((txq)->num_completions_pending >= (txq)->complq->num_completions ? \
[all …]
/linux/Documentation/devicetree/bindings/ipmi/
H A Dipmi-smic.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/ipmi/ipmi-smic.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 - Corey Minyard <cminyard@mvista.com>
17 - ipmi-kcs
18 - ipmi-smic
19 - ipmi-bt
23 - const: ipmi
25 reg:
[all …]
/linux/Documentation/devicetree/bindings/iio/frequency/
H A Dadi,adf4350.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
15 - adi,adf4350
16 - adi,adf4351
18 reg:
21 spi-max-frequency:
28 clock-names:
31 '#clock-cells':
[all …]
/linux/drivers/media/radio/
H A Dradio-tea5777.c1 // SPDX-License-Identifier: GPL-2.0-or-later
17 #include <media/v4l2-device.h>
18 #include <media/v4l2-dev.h>
19 #include <media/v4l2-fh.h>
20 #include <media/v4l2-ioctl.h>
21 #include <media/v4l2-event.h>
22 #include "radio-tea5777.h"
34 /* Write reg, common bits */
76 /* Write reg, FM specific bits */
93 /* Write reg, AM specific bits */
[all …]
H A Dradio-si476x.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * drivers/media/radio/radio-si476x.c -- V4L2 driver for SI476X chips
19 #include <media/v4l2-common.h>
20 #include <media/v4l2-ioctl.h>
21 #include <media/v4l2-ctrls.h>
22 #include <media/v4l2-event.h>
23 #include <media/v4l2-device.h>
25 #include <media/drv-intf/si476x.h>
26 #include <linux/mfd/si476x-core.h>
40 #define DRIVER_NAME "si476x-radio"
[all …]
/linux/arch/mips/alchemy/devboards/
H A Dbcsr.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * bcsr.h -- Db1xxx/Pb1xxx Devboard CPLD registers ("BCSR") abstraction.
8 * All registers are 16bits wide with 32bit spacing.
19 #include <asm/mach-db1x00/bcsr.h>
27 static int bcsr_csc_base; /* linux-irq of first cascaded irq */
41 (0x04 * (i - BCSR_HEXLEDS)); in bcsr_init()
50 unsigned short bcsr_read(enum bcsr_id reg) in bcsr_read() argument
55 spin_lock_irqsave(&bcsr_regs[reg].lock, flags); in bcsr_read()
56 r = __raw_readw(bcsr_regs[reg].raddr); in bcsr_read()
57 spin_unlock_irqrestore(&bcsr_regs[reg].lock, flags); in bcsr_read()
[all …]
/linux/drivers/char/ipmi/
H A Dipmi_plat_data.c1 // SPDX-License-Identifier: GPL-2.0+
24 if (p->iftype == IPMI_PLAT_IF_SI) { in ipmi_platform_add()
25 if (p->type == SI_BT) in ipmi_platform_add()
27 else if (p->type != SI_TYPE_INVALID) in ipmi_platform_add()
30 if (p->regsize == 0) in ipmi_platform_add()
31 p->regsize = DEFAULT_REGSIZE; in ipmi_platform_add()
32 if (p->regspacing == 0) in ipmi_platform_add()
33 p->regspacing = p->regsize; in ipmi_platform_add()
35 pr[pidx++] = PROPERTY_ENTRY_U8("ipmi-type", p->type); in ipmi_platform_add()
36 } else if (p->iftype == IPMI_PLAT_IF_SSIF) { in ipmi_platform_add()
[all …]
/linux/drivers/iio/frequency/
H A Dadf4350.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright 2012-2013 Analog Devices Inc.
22 #include <linux/clk-provider.h>
44 unsigned long chspc; /* Channel Spacing */
83 for (i = ADF4350_REG5; i >= ADF4350_REG0; i--) { in adf4350_sync_config()
84 if ((st->regs_hw[i] != st->regs[i]) || in adf4350_sync_config()
93 st->val = cpu_to_be32(st->regs[i] | i); in adf4350_sync_config()
94 ret = spi_write(st->spi, &st->val, 4); in adf4350_sync_config()
97 st->regs_hw[i] = st->regs[i]; in adf4350_sync_config()
98 dev_dbg(&st->spi->dev, "[%d] 0x%X\n", in adf4350_sync_config()
[all …]
/linux/arch/arm/boot/dts/calxeda/
H A Decx-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright 2011-2012 Calxeda, Inc.
20 #address-cells = <1>;
21 #size-cells = <1>;
22 compatible = "simple-bus";
23 interrupt-parent = <&intc>;
26 compatible = "calxeda,hb-ahci";
27 reg = <0xffe08000 0x10000>;
29 dma-coherent;
30 calxeda,port-phys = < &combophy5 0>, <&combophy0 0>,
[all …]
/linux/Documentation/devicetree/bindings/
H A Dxilinx.txt10 Each IP-core has a set of parameters which the FPGA designer can use to
20 properties of the device node. In general, device nodes for IP-cores
23 (name): (generic-name)@(base-address) {
24 compatible = "xlnx,(ip-core-name)-(HW_VER)"
26 reg = <(baseaddr) (size)>;
27 interrupt-parent = <&interrupt-controller-phandle>;
29 xlnx,(parameter1) = "(string-value)";
30 xlnx,(parameter2) = <(int-value)>;
33 (generic-name): an open firmware-style name that describes the
36 (ip-core-name): the name of the ip block (given after the BEGIN
[all …]
/linux/arch/arm64/boot/dts/amd/
H A Damd-seattle-soc.dtsi1 // SPDX-License-Identifier: GPL-2.0
10 interrupt-parent = <&gic0>;
11 #address-cells = <2>;
12 #size-cells = <2>;
14 gic0: interrupt-controller@e1101000 {
15 compatible = "arm,gic-400", "arm,cortex-a15-gic";
16 interrupt-controller;
17 #interrupt-cells = <3>;
18 #address-cells = <2>;
19 #size-cells = <2>;
[all …]
/linux/drivers/net/wireless/ath/ath9k/
H A Dar9002_phy.h2 * Copyright (c) 2008-2011 Atheros Communications Inc.
29 /* For 25 MHz channel spacing -- not used but supported by hw */
170 #define AR_PHY_SPECTRAL_SCAN_ENA 0x00000001 /* Enable spectral scan, reg 68, bit 0 */
171 #define AR_PHY_SPECTRAL_SCAN_ENA_S 0 /* Enable spectral scan, reg 68, bit 0 */
172 #define AR_PHY_SPECTRAL_SCAN_ACTIVE 0x00000002 /* Activate spectral scan reg 68, bit 1*/
173 #define AR_PHY_SPECTRAL_SCAN_ACTIVE_S 1 /* Activate spectral scan reg 68, bit 1*/
174 #define AR_PHY_SPECTRAL_SCAN_FFT_PERIOD 0x000000F0 /* Interval for FFT reports, reg 68, bits 4-7*/
176 #define AR_PHY_SPECTRAL_SCAN_PERIOD 0x0000FF00 /* Interval for FFT reports, reg 68, bits 8-15*/
178 #define AR_PHY_SPECTRAL_SCAN_COUNT 0x00FF0000 /* Number of reports, reg 68, bits 16-23*/
180 #define AR_PHY_SPECTRAL_SCAN_COUNT_KIWI 0x0FFF0000 /* Number of reports, reg 68, bits 16-27*/
[all …]
/linux/drivers/media/dvb-frontends/
H A Ddib3000mb_priv.h1 /* SPDX-License-Identifier: GPL-2.0-only */
14 #define rd(reg) dib3000_read_reg(state,reg) argument
16 #define wr(reg,val) if (dib3000_write_reg(state,reg,val)) \ argument
17 { pr_err("while sending 0x%04x to 0x%04x.", val, reg); return -EREMOTEIO; }
26 #define set_or(reg,val) wr(reg,rd(reg) | val) argument
28 #define set_and(reg,val) wr(reg,rd(reg) & val) argument
131 /* timing frequency (carrier spacing) */
159 * Dual Automatic-Gain-Control
160 * - gains RF in tuner (AGC1)
161 * - gains IF after filtering (AGC2)
[all …]
/linux/drivers/net/ethernet/intel/e1000e/
H A Dmac.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 1999 - 2018 Intel Corporation. */
9 * e1000e_get_bus_info_pcie - Get PCIe bus information
18 struct pci_dev *pdev = hw->adapter->pdev; in e1000e_get_bus_info_pcie()
19 struct e1000_mac_info *mac = &hw->mac; in e1000e_get_bus_info_pcie()
20 struct e1000_bus_info *bus = &hw->bus; in e1000e_get_bus_info_pcie()
24 bus->width = e1000_bus_width_unknown; in e1000e_get_bus_info_pcie()
27 bus->width = (enum e1000_bus_width)FIELD_GET(PCI_EXP_LNKSTA_NLW, in e1000e_get_bus_info_pcie()
31 mac->ops.set_lan_id(hw); in e1000e_get_bus_info_pcie()
37 * e1000_set_lan_id_multi_port_pcie - Set LAN id for PCIe multiple port devices
[all …]
/linux/tools/testing/selftests/user_events/
H A Dftrace_test.c1 // SPDX-License-Identifier: GPL-2.0
33 if (fd == -1) in trace_bytes()
34 return -1; in trace_bytes()
39 if (got == -1) in trace_bytes()
40 return -1; in trace_bytes()
69 return -1; in skip_until_empty_line()
78 return -1; in get_print_fmt()
103 return -1; in get_print_fmt()
113 if (fd == -1) in wait_for_delete()
134 if (fd == -1) in clear()
[all …]
/linux/drivers/net/ethernet/amd/
H A Damd8111e.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
56 #define AUTOPOLL0 0x88 /* Auto-poll0 register */
57 #define AUTOPOLL1 0x8A /* Auto-poll1 register */
58 #define AUTOPOLL2 0x8C /* Auto-poll2 register */
59 #define AUTOPOLL3 0x8E /* Auto-poll3 register */
60 #define AUTOPOLL4 0x90 /* Auto-poll4 register */
61 #define AUTOPOLL5 0x92 /* Auto-poll5 register */
63 #define AP_VALUE 0x98 /* Auto-poll value register */
98 #define IFS1 0x18C /* Inter-frame spacing Part1 register */
99 #define IFS 0x18D /* Inter-frame spacing register */
[all …]
/linux/drivers/net/dsa/
H A Dbcm_sf2_regs.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
10 /* Register set relative to 'REG' */
176 #define P_IRQ_OFF(x) ((6 - (x)) * P_NUM_IRQ)
484 /* Number of slices for IPv4, IPv6 and non-IP */
488 /* Spacing between different slices */
/linux/drivers/atm/
H A Diphase.c29 Complete the ABR logic of the driver, and added the ABR work-
32 Add the flow control logic to the driver to allow rate-limit VC.
72 #define PRIV(dev) ((struct suni_priv *) dev->phy_data)
100 que->next = NULL; in ia_init_rtn_q()
101 que->tail = NULL; in ia_init_rtn_q()
106 data->next = NULL; in ia_enque_head_rtn_q()
107 if (que->next == NULL) in ia_enque_head_rtn_q()
108 que->next = que->tail = data; in ia_enque_head_rtn_q()
110 data->next = que->next; in ia_enque_head_rtn_q()
111 que->next = data; in ia_enque_head_rtn_q()
[all …]
/linux/drivers/net/ethernet/intel/igb/
H A De1000_regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 2007 - 2018 Intel Corporation. */
7 #define E1000_CTRL 0x00000 /* Device Control - RW */
8 #define E1000_STATUS 0x00008 /* Device Status - RO */
9 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
10 #define E1000_EERD 0x00014 /* EEPROM Read - RW */
11 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
12 #define E1000_MDIC 0x00020 /* MDI Control - RW */
13 #define E1000_MDICNFG 0x00E04 /* MDI Config - RW */
14 #define E1000_SCTL 0x00024 /* SerDes Control - RW */
[all …]
/linux/drivers/gpio/
H A Dgpio-pca953x.c1 // SPDX-License-Identifier: GPL-2.0-only
32 #include <linux/pinctrl/pinconf-generic.h>
135 { "irq-gpios", &pca953x_irq_gpios, 1, ACPI_GPIO_QUIRK_ABSOLUTE_NUMBER },
161 * relative. Since first controller (gpio-sch.c) and
162 * second (gpio-dwapb.c) are at the fixed bases, we may
184 #define NBANK(chip) DIV_ROUND_UP(chip->gpio_chip.ngpio, BANK_SZ)
228 u8 (*recalc_addr)(struct pca953x_chip *chip, int reg, int off);
229 bool (*check_reg)(struct pca953x_chip *chip, unsigned int reg,
235 return fls((chip->gpio_chip.ngpio - 1) / BANK_SZ); in pca953x_bank_shift()
257 * - Standard set, below 0x40, each port can be replicated up to 8 times
[all …]
/linux/drivers/media/platform/aspeed/
H A Daspeed-video.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 // Copyright (c) 2019-2020 Intel Corporation
10 #include <linux/dma-mapping.h>
22 #include <linux/v4l2-controls.h>
28 #include <media/v4l2-ctrls.h>
29 #include <media/v4l2-dev.h>
30 #include <media/v4l2-device.h>
31 #include <media/v4l2-dv-timings.h>
32 #include <media/v4l2-event.h>
33 #include <media/v4l2-ioctl.h>
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Dphy.c2 * Copyright (c) 2004-2007 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2009 Nick Kossifidis <mickflemm@gmail.com>
4 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com>
5 * Copyright (c) 2008-2009 Felix Fietkau <nbd@openwrt.org>
33 #include "reg.h"
42 * Here we handle the low-level functions related to baseband
48 * - Channel setting/switching
50 * - Automatic Gain Control (AGC) calibration
52 * - Noise Floor calibration
54 * - I/Q imbalance calibration (QAM correction)
[all …]
/linux/drivers/net/ethernet/intel/
H A De100.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 1999 - 2006 Intel Corporation. */
26 * LAN-On-Motherboard (LOM), CardBus, MiniPCI, and ICHx
27 * configurations. 8255x supports a 32-bit linear addressing
32 * Memory-mapped mode is used exclusively to access the device's
33 * shared-memory structure, the Control/Status Registers (CSR). All
39 * 8255x is highly MII-compliant and all access to the PHY go
41 * driver leverages the mii.c library shared with other MII-compliant
44 * Big- and Little-Endian byte order as well as 32- and 64-bit
45 * archs are supported. Weak-ordered memory and non-cache-coherent
[all …]

12