Home
last modified time | relevance | path

Searched full:apmu (Results 1 – 25 of 44) sorted by relevance

12

/linux/drivers/clk/mmp/
H A Dclk-apmu.c28 struct clk_apmu *apmu = to_clk_apmu(hw); in clk_apmu_enable() local
32 if (apmu->lock) in clk_apmu_enable()
33 spin_lock_irqsave(apmu->lock, flags); in clk_apmu_enable()
35 data = readl_relaxed(apmu->base) | apmu->enable_mask; in clk_apmu_enable()
36 writel_relaxed(data, apmu->base); in clk_apmu_enable()
38 if (apmu->lock) in clk_apmu_enable()
39 spin_unlock_irqrestore(apmu->lock, flags); in clk_apmu_enable()
46 struct clk_apmu *apmu = to_clk_apmu(hw); in clk_apmu_disable() local
50 if (apmu->lock) in clk_apmu_disable()
51 spin_lock_irqsave(apmu->lock, flags); in clk_apmu_disable()
[all …]
H A DMakefile6 obj-y += clk-apbc.o clk-apmu.o clk-frac.o clk-mix.o clk-gate.o clk.o
15 clk-pxa1908-mpmu.o clk-pxa1908-apmu.o
H A Dclk-pxa1908-apmu.c112 { .compatible = "marvell,pxa1908-apmu" },
120 .name = "pxa1908-apmu",
127 MODULE_DESCRIPTION("Marvell PXA1908 APMU Clock Driver");
H A Dclk-of-pxa1928.c236 pr_err("failed to map apmu registers\n"); in pxa1928_apmu_clk_init()
245 CLK_OF_DECLARE(pxa1928_apmu_clk, "marvell,pxa1928-apmu", pxa1928_apmu_clk_init);
/linux/Documentation/devicetree/bindings/power/
H A Drenesas,apmu.yaml4 $id: http://devicetree.org/schemas/power/renesas,apmu.yaml#
14 Renesas R-Car Gen2 and RZ/G1 SoCs utilize one or more APMU hardware units for
21 - renesas,r8a7742-apmu # RZ/G1H
22 - renesas,r8a7743-apmu # RZ/G1M
23 - renesas,r8a7744-apmu # RZ/G1N
24 - renesas,r8a7745-apmu # RZ/G1E
25 - renesas,r8a77470-apmu # RZ/G1C
26 - renesas,r8a7790-apmu # R-Car H2
27 - renesas,r8a7791-apmu # R-Car M2-W
28 - renesas,r8a7792-apmu # R-Car V2H
[all …]
/linux/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac-spacemit.c41 struct regmap *apmu; member
64 return regmap_update_bits(dwmac->apmu, dwmac->dline_offset, in spacemit_dwmac_set_delay()
108 return regmap_update_bits(dwmac->apmu, dwmac->ctrl_offset, in spacemit_dwmac_update_irq_config()
143 return regmap_update_bits(dwmac->apmu, dwmac->ctrl_offset, in spacemit_set_phy_intf_sel()
154 struct regmap *apmu; in spacemit_dwmac_probe() local
179 apmu = syscon_regmap_lookup_by_phandle_args(pdev->dev.of_node, in spacemit_dwmac_probe()
180 "spacemit,apmu", 2, in spacemit_dwmac_probe()
182 if (IS_ERR(apmu)) in spacemit_dwmac_probe()
183 return dev_err_probe(dev, PTR_ERR(apmu), in spacemit_dwmac_probe()
184 "Failed to get apmu regmap\n"); in spacemit_dwmac_probe()
[all …]
/linux/Documentation/devicetree/bindings/clock/
H A Dmarvell,pxa1908.yaml16 and APMU roughly corresponding to internal buses.
28 - const: marvell,pxa1908-apmu
56 const: marvell,pxa1908-apmu
73 # APMU block:
76 compatible = "marvell,pxa1908-apmu", "syscon";
H A Dmarvell,pxa1928.txt5 blocks called APMU, MPMU, and APBC roughly corresponding to internal buses.
10 - "marvell,pxa1928-apmu" - APMU controller compatible
H A Dmarvell,mmp2-clock.yaml30 - description: APMU register region
36 - const: apmu
65 reg-names = "mpmu", "apmu", "apbc";
H A Dmarvell,pxa168.txt13 "mpmu", "apmu", "apbc". So three reg spaces need to be defined.
H A Dmarvell,pxa910.txt13 "mpmu", "apmu", "apbc", "apbcp". So four reg spaces need to be defined.
/linux/drivers/phy/spacemit/
H A Dphy-k3-combo.c151 static int k3_combo_phy_update_config(struct regmap *apmu, unsigned int config) in k3_combo_phy_update_config() argument
156 return regmap_update_bits(apmu, PMUA_PCIE_SUBSYS_MGMT, PU_MATRIX_CONF_MASK, config); in k3_combo_phy_update_config()
191 struct regmap *apmu; in k3_combo_phy_probe() local
208 apmu = syscon_regmap_lookup_by_phandle_args(node, "spacemit,apmu", 1, &config); in k3_combo_phy_probe()
209 if (IS_ERR(apmu)) in k3_combo_phy_probe()
210 return dev_err_probe(dev, PTR_ERR(apmu), in k3_combo_phy_probe()
211 "Failed to find APMU syscon"); in k3_combo_phy_probe()
213 ret = k3_combo_phy_update_config(apmu, config); in k3_combo_phy_probe()
/linux/Documentation/devicetree/bindings/phy/
H A Dspacemit,k3-combo-phy.yaml31 spacemit,apmu:
35 - description: phandle of APMU syscon
56 - spacemit,apmu
67 spacemit,apmu = <&apmu 0x00>;
H A Dmarvell,pxa1928-usb-phy.yaml45 clocks = <&apmu PXA1928_CLK_USB>;
/linux/arch/arm/mach-shmobile/
H A Dplatsmp-apmu.c3 * SMP support for SoCs with APMU
52 /* wait for APMU to finish */ in apmu_power_on()
121 /* Select next sleep mode using the APMU */ in shmobile_smp_apmu_cpu_shutdown()
196 pr_debug("apmu ioremap %d %d %pr\n", cpu, bit, res); in apmu_init_cpu()
205 { .compatible = "renesas,apmu" },
281 CPU_METHOD_OF_DECLARE(shmobile_smp_apmu, "renesas,apmu", &apmu_smp_ops);
H A DMakefile23 obj-$(CONFIG_ARCH_RCAR_GEN2) += setup-rcar-gen2.o platsmp-apmu.o $(cpu-y)
31 smp-$(CONFIG_ARCH_RCAR_GEN2) += headsmp-apmu.o
H A Dheadsmp-apmu.S3 * SMP support for APMU based systems with Cortex A7/A15
/linux/drivers/pci/controller/dwc/
H A Dpcie-spacemit-k1.c34 /* Some controls require APMU regmap access */
35 #define SYSCON_APMU "spacemit,apmu"
37 /* Offsets and field definitions for APMU registers */
/linux/arch/arm/boot/dts/renesas/
H A Dr8a7790.dtsi81 enable-method = "renesas,apmu";
103 enable-method = "renesas,apmu";
125 enable-method = "renesas,apmu";
147 enable-method = "renesas,apmu";
169 enable-method = "renesas,apmu";
181 enable-method = "renesas,apmu";
193 enable-method = "renesas,apmu";
205 enable-method = "renesas,apmu";
404 apmu@e6151000 {
405 compatible = "renesas,r8a7790-apmu", "renesas,apmu";
[all …]
H A Dr8a7792.dtsi57 enable-method = "renesas,apmu";
68 enable-method = "renesas,apmu";
327 apmu@e6152000 {
328 compatible = "renesas,r8a7792-apmu", "renesas,apmu";
H A Dr8a7742.dtsi59 enable-method = "renesas,apmu";
81 enable-method = "renesas,apmu";
103 enable-method = "renesas,apmu";
125 enable-method = "renesas,apmu";
370 apmu@e6151000 {
371 compatible = "renesas,r8a7742-apmu", "renesas,apmu";
376 apmu@e6152000 {
377 compatible = "renesas,r8a7742-apmu", "renesas,apmu";
H A Dr8a77470.dtsi37 enable-method = "renesas,apmu";
48 enable-method = "renesas,apmu";
207 apmu@e6151000 {
208 compatible = "renesas,r8a77470-apmu", "renesas,apmu";
/linux/include/dt-bindings/clock/
H A Dspacemit,k1-syscon.h245 /* APMU clocks */
309 /* APMU resets */
H A Dmarvell,pxa1908.h70 /* axi (apmu) peripherals */
/linux/include/dt-bindings/reset/
H A Dspacemit,k3-resets.h83 /* APMU resets */

12