Home
last modified time | relevance | path

Searched refs:BaseReg (Results 1 – 25 of 93) sorted by relevance

1234

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86FixupLEAs.cpp458 Register BaseReg = LeaI->getOperand(1 + X86::AddrBaseReg).getReg(); in checkRegUsage()
469 if (TRI->regsOverlap(Reg, BaseReg)) { in checkRegUsage()
507 Register BaseReg = I->getOperand(1 + X86::AddrBaseReg).getReg(); in optLEAALU()
510 BaseReg = TRI->getSubReg(BaseReg, X86::sub_32bit); in optLEAALU()
514 if (BaseReg == IndexReg) in optLEAALU()
516 std::swap(BaseReg, IndexReg); in optLEAALU()
519 if (BaseReg == IndexReg) in optLEAALU()
528 .addReg(BaseReg, KilledBase ? RegState::Kill : 0); in optLEAALU()
566 Register BaseReg in optTwoAddrLEA()
457 Register BaseReg = LeaI->getOperand(1 + X86::AddrBaseReg).getReg(); checkRegUsage() local
506 Register BaseReg = I->getOperand(1 + X86::AddrBaseReg).getReg(); optLEAALU() local
565 Register BaseReg = Base.getReg(); optTwoAddrLEA() local
758 Register BaseReg = Base.getReg(); processInstrForSlow3OpLEA() local
[all...]
H A DX86InsertPrefetch.cpp85 Register BaseReg = MI.getOperand(Op + X86::AddrBaseReg).getReg(); in IsMemOpCompatibleWithPrefetch() local
87 return (BaseReg == 0 || in IsMemOpCompatibleWithPrefetch()
88 X86MCRegisterClasses[X86::GR64RegClassID].contains(BaseReg) || in IsMemOpCompatibleWithPrefetch()
89 X86MCRegisterClasses[X86::GR32RegClassID].contains(BaseReg)) && in IsMemOpCompatibleWithPrefetch()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCRegisterInfo.cpp46 unsigned BaseReg = FrameReg; in replaceFrameIndex() local
51 .addReg(BaseReg) in replaceFrameIndex()
60 BaseReg = RS->FindUnusedReg(&ARC::GPR32RegClass); in replaceFrameIndex()
61 if (!BaseReg) { in replaceFrameIndex()
66 BaseReg = in replaceFrameIndex()
68 assert(BaseReg && "Register scavenging failed."); in replaceFrameIndex()
69 LLVM_DEBUG(dbgs() << "Scavenged register " << printReg(BaseReg, TRI) in replaceFrameIndex()
73 RS->setRegUsed(BaseReg); in replaceFrameIndex()
77 .addReg(BaseReg, RegState::Define) in replaceFrameIndex()
95 .addReg(BaseReg, KillState) in replaceFrameIndex()
[all …]
H A DARCOptAddrMode.cpp101 MachineOperand &Incr, unsigned BaseReg);
105 void fixPastUses(ArrayRef<MachineInstr *> Uses, unsigned BaseReg,
297 Register BaseReg = Ldst->getOperand(BasePos).getReg(); in canJoinInstructions() local
307 if (Add->getOperand(0).getReg() == StReg || BaseReg == StReg) { in canJoinInstructions()
315 for (MachineInstr &MI : MRI->use_nodbg_instructions(BaseReg)) { in canJoinInstructions()
353 MachineOperand &Incr, unsigned BaseReg) { in canFixPastUses() argument
459 Register BaseReg = Ldst.getOperand(BasePos).getReg(); in changeToAddrMode() local
473 Ldst.addOperand(MachineOperand::CreateReg(BaseReg, false)); in changeToAddrMode()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DLocalStackSlotAllocation.cpp291 lookupCandidateBaseReg(unsigned BaseReg, in lookupCandidateBaseReg() argument
300 return TRI->isFrameOffsetLegal(&MI, BaseReg, Offset); in lookupCandidateBaseReg()
364 Register BaseReg; in insertFrameReferenceRegisters() local
407 if (BaseReg.isValid() && in insertFrameReferenceRegisters()
408 lookupCandidateBaseReg(BaseReg, BaseOffset, FrameSizeAdjust, in insertFrameReferenceRegisters()
410 LLVM_DEBUG(dbgs() << " Reusing base register " << BaseReg << "\n"); in insertFrameReferenceRegisters()
426 BaseReg, CandBaseOffset, FrameSizeAdjust, in insertFrameReferenceRegisters()
437 BaseReg = TRI->materializeFrameBaseRegister(Entry, FrameIdx, InstrOffset); in insertFrameReferenceRegisters()
441 << " into " << printReg(BaseReg, TRI) << '\n'); in insertFrameReferenceRegisters()
450 assert(BaseReg && "Unable to allocate virtual base register!"); in insertFrameReferenceRegisters()
[all …]
H A DImplicitNullChecks.cpp378 const Register BaseReg = AddrMode.BaseReg, ScaledReg = AddrMode.ScaledReg; in isSuitableMemoryOp() local
383 if (BaseReg != PointerReg && ScaledReg != PointerReg) in isSuitableMemoryOp()
387 // Bail out of the sizes of BaseReg, ScaledReg and PointerReg are not the in isSuitableMemoryOp()
389 if ((BaseReg && in isSuitableMemoryOp()
390 TRI->getRegSizeInBits(BaseReg, MRI) != PointerRegSizeInBits) || in isSuitableMemoryOp()
401 // ScaledReg is %rdi, while there is no BaseReg. in isSuitableMemoryOp()
449 if (CalculateDisplacementFromAddrMode(BaseReg, 1)) in isSuitableMemoryOp()
459 if ((BaseReg && BaseReg ! in isSuitableMemoryOp()
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DThumbRegisterInfo.cpp126 const DebugLoc &dl, Register DestReg, Register BaseReg, int NumBytes, in emitThumbRegPlusImmInReg() argument
133 if (BaseReg == ARM::SP && in emitThumbRegPlusImmInReg()
145 (BaseReg != 0 && !isARMLowRegister(BaseReg)); in emitThumbRegPlusImmInReg()
157 assert(BaseReg == ARM::SP && "Unexpected!"); in emitThumbRegPlusImmInReg()
241 MIB.addReg(BaseReg).addReg(LdReg, RegState::Kill); in emitThumbRegPlusImmediate()
243 MIB.addReg(LdReg).addReg(BaseReg, RegState::Kill); in emitThumbRegPlusImmediate()
254 Register BaseReg, int NumBytes, in emitThumbRegPlusImmediate()
274 // DestReg and BaseReg are low, high or the stack pointer. in emitThumbRegPlusImmediate()
275 // * CopyOpc - DestReg = BaseReg in emitThumbRegPlusImmediate()
190 emitThumbRegPlusImmediate(MachineBasicBlock & MBB,MachineBasicBlock::iterator & MBBI,const DebugLoc & dl,Register DestReg,Register BaseReg,int NumBytes,const TargetInstrInfo & TII,const ARMBaseRegisterInfo & MRI,unsigned MIFlags) emitThumbRegPlusImmediate() argument
443 resolveFrameIndex(MachineInstr & MI,Register BaseReg,int64_t Offset) const resolveFrameIndex() argument
[all...]
H A DThumb2InstrInfo.cpp312 Register BaseReg, int NumBytes, in emitT2RegPlusImmediate() argument
316 if (NumBytes == 0 && DestReg != BaseReg) { in emitT2RegPlusImmediate()
318 .addReg(BaseReg, RegState::Kill) in emitT2RegPlusImmediate()
328 if (DestReg != ARM::SP && DestReg != BaseReg && in emitT2RegPlusImmediate()
350 .addReg(BaseReg) in emitT2RegPlusImmediate()
362 .addReg(BaseReg) in emitT2RegPlusImmediate()
375 if (DestReg == ARM::SP && BaseReg != ARM::SP) { in emitT2RegPlusImmediate()
378 .addReg(BaseReg) in emitT2RegPlusImmediate()
381 BaseReg = ARM::SP; in emitT2RegPlusImmediate()
385 assert((DestReg != ARM::SP || BaseReg == ARM::SP) && in emitT2RegPlusImmediate()
[all …]
H A DARMBaseRegisterInfo.cpp681 Register BaseReg = MRI.createVirtualRegister(&ARM::GPRRegClass); in materializeFrameBaseRegister() local
682 MRI.constrainRegClass(BaseReg, TII.getRegClass(MCID, 0, this, MF)); in materializeFrameBaseRegister()
684 MachineInstrBuilder MIB = BuildMI(*MBB, Ins, DL, MCID, BaseReg) in materializeFrameBaseRegister()
690 return BaseReg; in materializeFrameBaseRegister()
693 void ARMBaseRegisterInfo::resolveFrameIndex(MachineInstr &MI, Register BaseReg, in resolveFrameIndex() argument
712 Done = rewriteARMFrameIndex(MI, i, BaseReg, Off, TII); in resolveFrameIndex()
715 Done = rewriteT2FrameIndex(MI, i, BaseReg, Off, TII, this); in resolveFrameIndex()
722 Register BaseReg, in isFrameOffsetLegal() argument
765 NumBits = (BaseReg == ARM::SP ? 8 : 5); in isFrameOffsetLegal()
H A DThumb2SizeReduction.cpp497 Register BaseReg = MI->getOperand(0).getReg(); in ReduceLoadStore() local
498 assert(isARMLowRegister(BaseReg)); in ReduceLoadStore()
504 if (MO.getReg() == BaseReg) { in ReduceLoadStore()
527 Register BaseReg = MI->getOperand(0).getReg(); in ReduceLoadStore() local
529 if (MO.getReg() == BaseReg) in ReduceLoadStore()
535 Register BaseReg = MI->getOperand(1).getReg(); in ReduceLoadStore() local
536 if (BaseReg != ARM::SP) in ReduceLoadStore()
548 Register BaseReg = MI->getOperand(1).getReg(); in ReduceLoadStore() local
549 if (BaseReg == ARM::SP && in ReduceLoadStore()
554 } else if (!isARMLowRegister(BaseReg) || in ReduceLoadStore()
H A DARMLoadStoreOptimizer.cpp1736 bool RegDeadKill, bool RegUndef, unsigned BaseReg, in InsertLDR_STR() argument
1744 .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef)); in InsertLDR_STR()
1753 .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef)); in InsertLDR_STR()
1771 Register BaseReg = BaseOp.getReg(); in FixInvalidRegPairOp() local
1779 bool Errata602117 = EvenReg == BaseReg && in FixInvalidRegPairOp()
1812 .addReg(BaseReg, getKillRegState(BaseKill)) in FixInvalidRegPairOp()
1820 .addReg(BaseReg, getKillRegState(BaseKill)) in FixInvalidRegPairOp()
1841 if (isLd && TRI->regsOverlap(EvenReg, BaseReg)) { in FixInvalidRegPairOp()
1842 assert(!TRI->regsOverlap(OddReg, BaseReg)); in FixInvalidRegPairOp()
1844 false, BaseReg, false, BaseUndef, Pred, PredReg, TII, MI); in FixInvalidRegPairOp()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/
H A DX86AsmParser.cpp437 unsigned BaseReg = 0, IndexReg = 0, TmpReg = 0, Scale = 0; member in __anonee973c6c0111::X86AsmParser::IntelExprStateMachine
471 unsigned getBaseReg() const { return BaseReg; } in getBaseReg()
689 if (!BaseReg) { in onPlus()
690 BaseReg = TmpReg; in onPlus()
748 if (!BaseReg) { in onMinus()
749 BaseReg = TmpReg; in onMinus()
993 if (!BaseReg) { in onRBrac()
994 BaseReg = TmpReg; in onRBrac()
1155 unsigned BaseReg, unsigned IndexReg,
1303 static bool CheckBaseRegAndIndexRegAndScale(unsigned BaseReg, unsigned IndexReg, in CheckBaseRegAndIndexRegAndScale() argument
[all …]
H A DX86Operand.h65 unsigned BaseReg; member
145 if (Mem.BaseReg) in print()
146 OS << ",BaseReg=" << X86IntelInstPrinter::getRegisterName(Mem.BaseReg); in print()
195 return Mem.BaseReg; in getMemBaseReg()
335 return isMem() && Mem.BaseReg != X86::RIP && Mem.BaseReg != X86::EIP; in isSibMem()
723 Res->Mem.BaseReg = 0;
741 unsigned BaseReg, unsigned IndexReg, unsigned Scale, SMLoc StartLoc,
749 assert((SegReg || BaseReg || IndexReg || DefaultBaseReg) &&
758 Res->Mem.BaseReg = BaseReg;
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelDAGToDAG.cpp67 SDValue BaseReg; member
94 return BaseType == Base::FrameIndexBase || BaseReg.getNode() != nullptr; in hasBase()
100 return BaseType == Base::RegBase && BaseReg.getNode() != nullptr; in hasBaseReg()
138 if (auto *RegNode = dyn_cast_or_null<RegisterSDNode>(BaseReg.getNode())) in isPCRelative()
145 BaseReg = Reg; in setBaseReg()
155 if (BaseReg.getNode()) in dump()
156 BaseReg.getNode()->dump(); in dump()
428 AM.BaseReg = N; in matchAddressBase()
503 AM.BaseReg.getNode() == nullptr && doesDispFitFI(AM)) { in matchAddressRecursively()
559 AM.BaseReg = N.getOperand(0); in matchADD()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64FalkorHWPFFix.cpp214 Register BaseReg; member
643 Register BaseReg = MI.getOperand(BaseRegIdx).getReg(); in getLoadInfo() local
644 if (BaseReg == AArch64::SP || BaseReg == AArch64::WSP) in getLoadInfo()
649 LI.BaseReg = BaseReg; in getLoadInfo()
660 unsigned Base = TRI->getEncodingValue(LI.BaseReg); in getTag()
754 NewLdI.BaseReg = ScratchReg; in runOnLoop()
771 .addReg(LdI.BaseReg) in runOnLoop()
784 TII->get(AArch64::ORRXrs), LdI.BaseReg) in runOnLoop()
H A DAArch64StorePairSuppress.cpp168 Register BaseReg = BaseOp->getReg(); in runOnMachineFunction() local
169 if (PrevBaseReg == BaseReg) { in runOnMachineFunction()
178 PrevBaseReg = BaseReg; in runOnMachineFunction()
H A DAArch64LoadStoreOptimizer.cpp185 unsigned BaseReg, int Offset);
1299 Register BaseReg = AArch64InstrInfo::getLdStBaseOp(LoadMI).getReg(); in findMatchingStore() local
1328 BaseReg == AArch64InstrInfo::getLdStBaseOp(MI).getReg() && in findMatchingStore()
1344 if (!ModifiedRegUnits.available(BaseReg)) in findMatchingStore()
1694 Register BaseReg = AArch64InstrInfo::getLdStBaseOp(FirstMI).getReg(); in findMatchingInsn() local
1765 if (BaseReg == MIBaseReg) { in findMatchingInsn()
1845 if (!ModifiedRegUnits.available(BaseReg)) in findMatchingInsn()
1940 if (!ModifiedRegUnits.available(BaseReg)) { in findMatchingInsn()
2055 unsigned BaseReg, int Offset) { in isMatchingUpdateInsn() argument
2071 if (MI.getOperand(0).getReg() != BaseReg || in isMatchingUpdateInsn()
[all …]
H A DAArch64RegisterInfo.h113 bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg,
117 void resolveFrameIndex(MachineInstr &MI, Register BaseReg,
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DLoadStoreOpt.cpp87 Register BaseReg; in getPointerInfo() local
88 if (!mi_match(Ptr, MRI, m_GPtrAdd(m_Reg(BaseReg), m_Reg(PtrAddRHS)))) { in getPointerInfo()
93 Info.setBase(BaseReg); in getPointerInfo()
204 Register BaseReg; in instMayAlias() local
208 m_GPtrAdd(m_Reg(BaseReg), m_ICst(Offset)))) { in instMayAlias()
209 BaseReg = LS->getPointerReg(); in instMayAlias()
214 return {LS->isVolatile(), LS->isAtomic(), BaseReg, in instMayAlias()
744 Register BaseReg; in mergeTruncStore() local
747 m_GPtrAdd(m_Reg(BaseReg), m_ICst(LastOffset)))) { in mergeTruncStore()
748 BaseReg = LastStore.getPointerReg(); in mergeTruncStore()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/AsmParser/
H A DLanaiAsmParser.cpp129 unsigned BaseReg; member
171 return Mem.BaseReg; in getMemBaseReg()
614 Op->Mem.BaseReg = 0; in MorphToMemImm()
622 MorphToMemRegReg(unsigned BaseReg, std::unique_ptr<LanaiOperand> Op, in MorphToMemRegReg()
626 Op->Mem.BaseReg = BaseReg; in MorphToMemRegReg()
634 MorphToMemRegImm(unsigned BaseReg, std::unique_ptr<LanaiOperand> Op, in MorphToMemRegImm()
638 Op->Mem.BaseReg = BaseReg; in MorphToMemRegImm()
903 unsigned BaseReg = 0; in parseMemoryOperand() local
957 BaseReg = Op->getReg(); in parseMemoryOperand()
983 if (!BaseReg || Lexer.isNot(AsmToken::RBrac)) in parseMemoryOperand()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelDAGToDAG.cpp27 bool SelectGlobalValueVariableOffset(SDValue Addr, SDValue &BaseReg,
90 SDValue &BaseReg, in SelectGlobalValueVariableOffset() argument
93 BaseReg = Addr; in SelectGlobalValueVariableOffset()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonGenMemAbsolute.cpp143 unsigned BaseReg = BaseOp->getReg(); in runOnMachineFunction() local
144 if ((DstReg != BaseReg) || (Offset != 0)) in runOnMachineFunction()
156 if (LoadStoreReg == BaseReg) in runOnMachineFunction()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMMCTargetDesc.h49 auto BaseReg = MI.getOperand(0).getReg(); in isLDMBaseRegInList() local
52 if (Op.isReg() && Op.getReg() == BaseReg) in isLDMBaseRegInList()
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/AsmParser/
H A DVEAsmParser.cpp1290 MCRegister BaseReg; in parseMEMOperand() local
1291 if (parseRegister(BaseReg, S, E)) in parseMEMOperand()
1300 ? VEOperand::MorphToMEMrii(BaseReg, IndexValue, std::move(Offset)) in parseMEMOperand()
1301 : VEOperand::MorphToMEMrri(BaseReg, IndexReg, std::move(Offset))); in parseMEMOperand()
1320 MCRegister BaseReg; in parseMEMAsOperand() local
1339 if (parseRegister(BaseReg, S, E)) in parseMEMAsOperand()
1358 Operands.push_back(BaseReg != VE::NoRegister in parseMEMAsOperand()
1359 ? VEOperand::MorphToMEMri(BaseReg, std::move(Offset)) in parseMEMAsOperand()
1364 if (BaseReg != VE::NoRegister) in parseMEMAsOperand()
1372 if (parseRegister(BaseReg, S, E)) in parseMEMAsOperand()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVRegisterInfo.h88 bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg,
94 void resolveFrameIndex(MachineInstr &MI, Register BaseReg,

1234