/linux/drivers/regulator/ |
H A D | qcom-labibb-regulator.c | 1 // SPDX-License-Identifier: GPL-2.0-only 114 ret = regmap_update_bits(rdev->regmap, in qcom_labibb_ocp_hw_enable() 115 vreg->base + REG_LABIBB_INT_LATCHED_CLR, in qcom_labibb_ocp_hw_enable() 121 return regmap_update_bits(rdev->regmap, in qcom_labibb_ocp_hw_enable() 122 vreg->base + REG_LABIBB_INT_EN_SET, in qcom_labibb_ocp_hw_enable() 130 return regmap_update_bits(rdev->regmap, in qcom_labibb_ocp_hw_disable() 131 vreg->base + REG_LABIBB_INT_EN_CLR, in qcom_labibb_ocp_hw_disable() 136 * qcom_labibb_check_ocp_status - Check the Over-Current Protection status 140 * set, then there is no Over-Current event. 142 * Returns: Zero if there is no over-current, 1 if in over-current or [all …]
|
/linux/Documentation/devicetree/bindings/usb/ |
H A D | chipidea,usb2-imx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/usb/chipidea,usb2-imx.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Xu Yang <xu.yang_2@nxp.com> 15 - enum: 16 - fsl,imx27-usb 17 - items: 18 - enum: 19 - fsl,imx23-usb [all …]
|
H A D | dwc2.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Rob Herring <robh@kernel.org> 13 - $ref: usb-drd.yaml# 14 - $ref: usb-hcd.yaml# 19 - const: brcm,bcm2835-usb 20 - const: hisilicon,hi6220-usb 21 - const: ingenic,jz4775-otg 22 - const: ingenic,jz4780-otg [all …]
|
H A D | pxa-usb.txt | 6 - compatible: Should be "marvell,pxa-ohci" for USB controllers 10 - "marvell,enable-port1", "marvell,enable-port2", "marvell,enable-port3" 12 - "marvell,port-mode" selects the mode of the ports: 16 - "marvell,power-sense-low" - power sense pin is low-active. 17 - "marvell,power-control-low" - power control pin is low-active. 18 - "marvell,no-oc-protection" - disable over-current protection. 19 - "marvell,oc-mode-perport" - enable per-port over-current protection. 20 - "marvell,power_on_delay" Power On to Power Good time - in ms. 25 compatible = "marvell,pxa-ohci"; 28 marvell,enable-port1; [all …]
|
/linux/drivers/media/dvb-frontends/ |
H A D | lnbp21.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * lnbp21.h - driver for lnb supply and control ic lnbp21 14 /* [RO] 0=OK; 1=over current limit flag */ 16 /* [RO] 0=OK; 1=over temperature flag (150 C) */ 18 /* [RW] 0=disable LNB power, enable loopthrough 19 1=enable LNB power, disable loopthrough */ 28 1=tone enable, disable DSQIN */ 30 /* [RW] current limit select: 31 0:Iout=500-650mA Isc=300mA 32 1:Iout=400-550mA Isc=200mA */ [all …]
|
/linux/Documentation/hwmon/ |
H A D | ltc4282.rst | 1 .. SPDX-License-Identifier: GPL-2.0-only 12 Addresses scanned: - I2C 0x40 - 0x5A (7-bit) 13 Addresses scanned: - I2C 0x80 - 0xB4 with a step of 2 (8-bit) 17 https://www.analog.com/media/en/technical-documentation/data-sheets/ltc4282.pdf 25 from a live backplane. Using one or more external N-channel pass transistors, 26 board supply voltage and inrush current are ramped up at an adjustable rate. An 27 I2C interface and onboard ADC allows for monitoring of board current, voltage, 28 power, energy and fault status. The device features analog foldback current 31 parallel MOSFETs or support a 2-stage start-up that first charges the load 32 capacitance followed by enabling a low on-resistance path to the load. The [all …]
|
/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx6q-apalis-eval.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2014-2024 Toradex 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 10 #include "imx6qdl-apalis.dtsi" 22 stdout-path = "serial0:115200n8"; 25 reg_3v3_sw: regulator-3v3-sw { 26 compatible = "regulator-fixed"; 27 regulator-always-on; [all …]
|
H A D | imx6ull-colibri-eval-v3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2017-2022 Toradex 8 stdout-path = "serial0:115200n8"; 13 compatible = "fixed-clock"; 14 #clock-cells = <0>; 15 clock-frequency = <16000000>; 18 reg_3v3: regulator-3v3 { 19 compatible = "regulator-fixed"; 20 regulator-name = "3.3V"; 21 regulator-min-microvolt = <3300000>; [all …]
|
H A D | imx6dl-colibri-iris.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 6 /dts-v1/; 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 11 #include "imx6qdl-colibri.dtsi" 15 compatible = "toradex,colibri_imx6dl-iris", "toradex,colibri_imx6dl", 29 stdout-path = "serial0:115200n8"; 39 pinctrl-names = "default"; 40 pinctrl-0 = <&pinctrl_uart1_forceoff &pinctrl_uart23_forceoff>; 43 * uart-a-on-x13-enable turns the UART transceiver for UART_A on. If one [all …]
|
H A D | imx6ul-ccimx6ulsbcexpress.dts | 1 // SPDX-License-Identifier: GPL-2.0 9 /dts-v1/; 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 13 #include "imx6ul-ccimx6ulsom.dtsi" 22 pinctrl-names = "default"; 23 pinctrl-0 = <&pinctrl_adc1>; 28 pinctrl-names = "default"; 29 pinctrl-0 = <&pinctrl_flexcan1>; 30 xceiver-supply = <&ext_3v3>; [all …]
|
H A D | imx6q-apalis-ixora.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2014-2022 Toradex 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 14 #include "imx6qdl-apalis.dtsi" 18 compatible = "toradex,apalis_imx6q-ixora", "toradex,apalis_imx6q", 30 stdout-path = "serial0:115200n8"; 34 compatible = "gpio-leds"; [all …]
|
H A D | imx6dl-colibri-eval-v3.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2014-2022 Toradex 8 /dts-v1/; 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 13 #include "imx6qdl-colibri.dtsi" 17 compatible = "toradex,colibri_imx6dl-eval-v3", "toradex,colibri_imx6dl", 31 stdout-path = "serial0:115200n8"; 35 clk16m: clock-16m { 36 compatible = "fixed-clock"; [all …]
|
H A D | imx6ul-var-som-concerto.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Support for Variscite MX6 Concerto Carrier board with the VAR-SOM-MX6UL 10 #include "imx6ul-var-som.dtsi" 11 #include <dt-bindings/leds/common.h> 14 model = "Variscite VAR-SOM-MX6UL Concerto Board"; 15 compatible = "variscite,mx6ulconcerto", "variscite,var-som-imx6ul", "fsl,imx6ul"; 18 stdout-path = &uart1; 21 gpio-keys { 22 compatible = "gpio-keys"; 23 pinctrl-names = "default"; [all …]
|
H A D | imx6q-apalis-ixora-v1.2.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 3 * Copyright 2014-2022 Toradex 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/input/input.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 14 #include "imx6qdl-apalis.dtsi" 18 compatible = "toradex,apalis_imx6q-ixora-v1.2", "toradex,apalis_imx6q", 30 stdout-path = "serial0:115200n8"; 34 compatible = "gpio-leds"; [all …]
|
/linux/arch/arm64/boot/dts/freescale/ |
H A D | imx8mm-verdin-dev.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 7 sound_card: sound-card { 8 compatible = "simple-audio-card"; 9 simple-audio-card,bitclock-master = <&dailink_master>; 10 simple-audio-card,format = "i2s"; 11 simple-audio-card,frame-master = <&dailink_master>; 12 simple-audio-card,mclk-fs = <256>; 13 simple-audio-card,name = "verdin-nau8822"; 14 simple-audio-card,routing = 25 simple-audio-card,widgets = [all …]
|
H A D | imx8mm-verdin-dahlia.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 7 sound_card: sound-card { 8 compatible = "simple-audio-card"; 9 simple-audio-card,bitclock-master = <&dailink_master>; 10 simple-audio-card,format = "i2s"; 11 simple-audio-card,frame-master = <&dailink_master>; 12 simple-audio-card,mclk-fs = <256>; 13 simple-audio-card,name = "verdin-wm8904"; 14 simple-audio-card,routing = 21 simple-audio-card,widgets = [all …]
|
H A D | imx8mm-innocomm-wb15-evk.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /dts-v1/; 9 #include "imx8mm-innocomm-wb15.dtsi" 12 model = "InnoComm WB15-EVK"; 13 compatible = "innocomm,wb15-evk", "fsl,imx8mm"; 16 stdout-path = &uart2; 20 compatible = "gpio-leds"; 21 pinctrl-names = "default"; 22 pinctrl-0 = <&pinctrl_gpio_leds>; 24 led-0 { [all …]
|
H A D | imx8mm-var-som-symphony.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include "imx8mm-var-som.dtsi" 11 model = "Variscite VAR-SOM-MX8MM Symphony evaluation board"; 12 compatible = "variscite,var-som-mx8mm-symphony", "variscite,var-som-mx8mm", "fsl,imx8mm"; 14 reg_usdhc2_vmmc: regulator-usdhc2-vmmc { 15 compatible = "regulator-fixed"; 16 pinctrl-names = "default"; 17 pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; 18 regulator-name = "VSD_3V3"; [all …]
|
/linux/Documentation/devicetree/bindings/hwmon/ |
H A D | adi,ltc4282.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Analog Devices LTC4282 I2C High Current Hot Swap Controller over I2C 10 - Nuno Sa <nuno.sa@analog.com> 13 Analog Devices LTC4282 I2C High Current Hot Swap Controller over I2C. 15 https://www.analog.com/media/en/technical-documentation/data-sheets/ltc4282.pdf 20 - adi,ltc4282 25 vdd-supply: true 30 '#clock-cells': [all …]
|
/linux/Documentation/arch/powerpc/ |
H A D | dexcr.rst | 1 .. SPDX-License-Identifier: GPL-2.0-or-later 11 PowerPC ISA 3.1B (Power10) that allows per-cpu control over several dynamic 13 branch target prediction) and enabling return-oriented programming (ROP) 18 to enable/disable the aspect. There are several variants of the DEXCR for 24 A hypervisor-privileged SPR that can control aspects for the hypervisor and 27 An optional ultravisor-privileged SPR that can control aspects for the ultravisor. 29 Userspace can examine the current DEXCR state using a dedicated SPR that 30 provides a non-privileged read-only view of the userspace DEXCR aspects. 31 There is also an SPR that provides a read-only view of the hypervisor enforced 40 ----- [all …]
|
/linux/Documentation/power/regulator/ |
H A D | overview.rst | 2 Linux voltage and current regulator framework 9 voltage and current regulators. 13 regulators (where voltage output is controllable) and current sinks (where 14 current limit is controllable). 26 - Regulator 27 - Electronic device that supplies power to other devices. 28 Most regulators can enable and disable their output while 29 some can control their output voltage and or current. 31 Input Voltage -> Regulator -> Output Voltage 34 - PMIC [all …]
|
/linux/arch/arm/boot/dts/nxp/vf/ |
H A D | vf-colibri.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 3 * Copyright 2014-2020 Toradex 14 compatible = "pwm-backlight"; 15 pinctrl-names = "default"; 16 pinctrl-0 = <&pinctrl_gpio_bl_on>; 18 enable-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>; 22 reg_module_3v3: regulator-module-3v3 { 23 compatible = "regulator-fixed"; 24 regulator-name = "+V3.3"; 25 regulator-min-microvolt = <3300000>; [all …]
|
/linux/include/linux/mfd/wm831x/ |
H A D | pdata.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * include/linux/mfd/wm831x/pdata.h -- Platform data for WM831x 18 int max_uA; /** Maximum current to allow */ 23 int no_constant_voltage; /** Disable constant voltage charging */ 25 int ilim; /** Current limit in microamps */ 32 int trickle_ilim; /** Trickle charge current limit, in mA */ 34 int eoc_iterm; /** End of trickle charge current, in mA */ 35 int fast_ilim; /** Fast charge current limit, in mA */ 40 * Configuration for the WM831x DC-DC BuckWise convertors. This 46 * allowing voltage transitions without the expense of an access over [all …]
|
/linux/arch/arm/boot/dts/st/ |
H A D | stm32mp157a-stinger96.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 9 #include "stm32mp15-pinctrl.dtsi" 10 #include "stm32mp15xxac-pinctrl.dtsi" 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/mfd/st,stpmic1.h> 24 stdout-path = "serial1:115200n8"; 33 compatible = "gpio-leds"; 38 linux,default-trigger = "heartbeat"; 39 default-state = "off"; [all …]
|
/linux/arch/powerpc/platforms/powermac/ |
H A D | cache.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * This file contains low-level cache management functions 5 * (In fact the only thing that is Apple-specific is that we assume 15 #include <asm/feature-fixups.h> 18 * Flush and disable all data caches (dL1, L2, L3). This is used 20 * or when "offlining" a CPU on SMP machines. This code is over 22 * bugs that I decided it was worth being over cautious 59 mtspr SPRN_HID0,r4 /* Disable DPM */ 62 /* Disp-flush L1. We have a weird problem here that I never 64 * results in a non-working flush. We use that workaround for [all …]
|