| /linux/Documentation/devicetree/bindings/mfd/ |
| H A D | altera-a10sr.txt | 1 * Altera Arria10 Development Kit System Resource Chip
6 - reg : The SPI Chip Select address for the Arria10
22 Arria10 GPIO
30 Arria10 Peripheral PHY Reset
|
| /linux/arch/arm/boot/dts/intel/socfpga/ |
| H A D | socfpga_arria10_mercury_aa1.dtsi | 12 "altr,socfpga-arria10", "altr,socfpga";
31 * Enclustra Arria10 and Cyclone5 SoMs.
122 /* Following mappings are taken from arria10 socdk dts */
|
| H A D | socfpga_arria10_socdk.dtsi | 9 compatible = "altr,socfpga-arria10-socdk", "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_st1_qspi.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_pe1_sdmmc.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_pe3_sdmmc.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_pe3_emmc.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_pe3_qspi.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_st1_sdmmc.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_cyclone5_mercury_sa1_pe1_emmc.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_st1_emmc.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_mercury_aa1_pe1_qspi.dts | 15 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_arria10_chameleonv3.dts | 11 "altr,socfpga-arria10", "altr,socfpga";
|
| H A D | socfpga_cyclone5_mercury_sa1.dtsi | 21 * Enclustra Arria10 and Cyclone5 SoMs.
|
| /linux/include/linux/mfd/ |
| H A D | altera-a10sr.h | 5 * Declarations for Altera Arria10 MAX5 System Resource Chip
35 /* Arria10 System Controller Register Defines */
|
| /linux/arch/arm/mach-socfpga/ |
| H A D | socfpga.c | 108 "altr,socfpga-arria10",
112 DT_MACHINE_START(SOCFPGA_A10, "Altera SOCFPGA Arria10")
|
| H A D | ocram.c | 41 /* Arria10 OCRAM Section */
89 * This function uses the memory initialization block in the Arria10 ECC
|
| /linux/drivers/gpio/ |
| H A D | gpio-altera-a10sr.c | 5 * GPIO driver for Altera Arria10 MAX5 System Resource Chip
114 MODULE_DESCRIPTION("Altera Arria10 System Resource Chip GPIO");
|
| /linux/drivers/reset/ |
| H A D | reset-a10sr.c | 5 * Reset driver for Altera Arria10 MAX5 System Resource Chip
127 MODULE_DESCRIPTION("Altera Arria10 System Resource Reset Controller Driver");
|
| H A D | Kconfig | 19 tristate "Altera Arria10 System Resource Reset"
23 peripheral PHYs on the Altera Arria10 System Resource Chip.
|
| /linux/include/dt-bindings/reset/ |
| H A D | altr,rst-mgr-a10sr.h | 5 * Reset binding definitions for Altera Arria10 MAX5 System Resource Chip
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | altr,socfpga-stmmac.yaml | 16 # TODO: Determine how to handle the Arria10 reset-name, stmmaceth-ocp, that
152 bits, while on the Arria10/Stratix10/Agilex platforms, the
|
| /linux/Documentation/devicetree/bindings/fpga/ |
| H A D | altera-socfpga-a10-fpga-mgr.txt | 1 Altera SOCFPGA Arria10 FPGA Manager
|
| /linux/drivers/edac/ |
| H A D | altera_edac.c | 350 /* Arria10 has a 2nd IRQ */ in altr_sdram_probe()
396 /* Only the Arria10 has separate IRQs */ in altr_sdram_probe()
397 if (of_machine_is_compatible("altr,socfpga-arria10")) { in altr_sdram_probe()
398 /* Arria10 specific initialization */ in altr_sdram_probe()
826 /******************* Arria10 Device ECC Shared Functions *****************/
875 /******************* Arria10 Memory Buffer Functions *********************/
912 * This function uses the memory initialization block in the Arria10 ECC
1699 /********************* Arria10 EDAC Device Functions *************************/
1735 * The Arria10 EDAC Device Functions differ from the Cyclone5/Arria5
1769 * The Stratix10 EDAC Error Injection Functions differ from Arria10
[all …]
|
| /linux/Documentation/devicetree/bindings/reset/ |
| H A D | altr,rst-mgr.yaml | 15 - description: Cyclone5/Arria5/Arria10
|