Home
last modified time | relevance | path

Searched full:clocks (Results 1 – 25 of 4783) sorted by relevance

12345678910>>...192

/freebsd/sys/contrib/device-tree/src/arm64/xilinx/
H A Dzynqmp-clk-ccf.dtsi54 clocks = <&pss_ref_clk>, <&video_clk>, <&pss_alt_ref_clk>,
62 clocks = <&zynqmp_clk CAN0_REF>, <&zynqmp_clk LPD_LSBUS>;
66 clocks = <&zynqmp_clk CAN1_REF>, <&zynqmp_clk LPD_LSBUS>;
70 clocks = <&zynqmp_clk ACPU>;
74 clocks = <&zynqmp_clk DBF_FPD>;
78 clocks = <&zynqmp_clk DBF_FPD>;
82 clocks = <&zynqmp_clk DBF_FPD>;
86 clocks = <&zynqmp_clk DBF_FPD>;
90 clocks = <&zynqmp_clk GDMA_REF>, <&zynqmp_clk LPD_LSBUS>;
94 clocks = <&zynqmp_clk GDMA_REF>, <&zynqmp_clk LPD_LSBUS>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Ds5pv210.dtsi82 clocks = <&clocks CLK_NANDXL>, <&clocks DOUT_FLASH>;
94 clocks: clock-controller@e0100000 { label
98 clocks = <&xxti>, <&xusbxti>;
125 clocks = <&clocks CLK_PDMA0>;
135 clocks = <&clocks CLK_PDMA1>;
145 clocks = <&clocks CLK_TSADC>;
158 clocks = <&clocks SCLK_SPI0>, <&clocks CLK_SPI0>;
175 clocks = <&clocks SCLK_SPI1>, <&clocks CLK_SPI1>;
190 clocks = <&clocks CLK_KEYIF>;
200 clocks = <&clocks CLK_I2C0>;
[all …]
H A Ds3c64xx.dtsi68 clocks = <&clocks HCLK_HSMMC0>, <&clocks HCLK_HSMMC0>,
69 <&clocks SCLK_MMC0>;
79 clocks = <&clocks HCLK_HSMMC1>, <&clocks HCLK_HSMMC1>,
80 <&clocks SCLK_MMC1>;
90 clocks = <&clocks HCLK_HSMMC2>, <&clocks HCLK_HSMMC2>,
91 <&clocks SCLK_MMC2>;
101 clocks = <&clocks PCLK_WDT>;
110 clocks = <&clocks PCLK_IIC0>;
123 clocks = <&clocks PCLK_UART0>, <&clocks PCLK_UART0>,
124 <&clocks SCLK_UART>;
[all …]
H A Dexynos5420.dtsi39 clocks = <&clock CLK_DOUT_ACLK400_DISP1>;
46 clocks = <&clock CLK_DOUT_ACLK300_DISP1>;
53 clocks = <&clock CLK_DOUT_ACLK200_FSYS>;
60 clocks = <&clock CLK_DOUT_ACLK200_FSYS2>;
67 clocks = <&clock CLK_DOUT_PCLK200_FSYS>;
74 clocks = <&clock CLK_DOUT_ACLK333_G2D>;
81 clocks = <&clock CLK_DOUT_ACLK266_G2D>;
87 clocks = <&clock CLK_DOUT_ACLK266>;
94 clocks = <&clock CLK_DOUT_ACLK300_GSCL>;
101 clocks = <&clock CLK_DOUT_ACLK300_JPEG>;
[all …]
H A Dexynos5410.dtsi72 clocks = <&fin_pll>;
86 clocks = <&fin_pll>, <&clock CLK_FOUT_EPLL>;
94 clocks = <&clock CLK_TMU>;
103 clocks = <&clock CLK_TMU>;
112 clocks = <&clock CLK_TMU>;
121 clocks = <&clock CLK_TMU>;
132 clocks = <&clock CLK_MMC0>, <&clock CLK_SCLK_MMC0>;
144 clocks = <&clock CLK_MMC1>, <&clock CLK_SCLK_MMC1>;
156 clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
196 clocks = <&clock CLK_PDMA0>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dsamsung,exynos5433-clock.yaml16 Expected external clocks, defined in DTS as fixed-rate clocks with a matching
20 All available clocks are defined as preprocessor macros in
26 # CMU_TOP which generates clocks for
28 # clocks
30 # CMU_CPIF which generates clocks for LLI (Low Latency Interface) IP
32 # CMU_MIF which generates clocks for DRAM Memory Controller domain
34 # CMU_PERIC which generates clocks for
37 # CMU_PERIS which generates clocks for PMU/TMU/MCT/WDT/RTC/SECKEY/TZPC IPs
39 # CMU_FSYS which generates clocks for USB/UFS/SDMMC/TSI/PDMA IPs
42 # CMU_DISP which generates clocks for Display (DECON/HDMI/DSIM/MIXER) IPs
[all …]
H A Dexynos5433-clock.txt10 which generates clocks for IMEM/FSYS/G3D/GSCL/HEVC/MSCL/G2D/MFC/PERIC/PERIS
11 domains and bus clocks.
13 which generates clocks for LLI (Low Latency Interface) IP.
15 which generates clocks for DRAM Memory Controller domain.
17 which generates clocks for UART/I2C/SPI/I2S/PCM/SPDIF/PWM/SLIMBUS IPs.
19 which generates clocks for PMU/TMU/MCT/WDT/RTC/SECKEY/TZPC IPs.
21 which generates clocks for USB/UFS/SDMMC/TSI/PDMA IPs.
23 which generates clocks for G2D/MDMA IPs.
25 which generates clocks for Display (DECON/HDMI/DSIM/MIXER) IPs.
27 which generates clocks for Cortex-A5/BUS/AUDIO clocks.
[all …]
H A Dsamsung,exynos5260-clock.yaml16 Expected external clocks, defined in DTS as fixed-rate clocks with a matching
24 Phy clocks::
25 There are several clocks which are generated by specific PHYs. These clocks
27 These clocks are defined as fixed clocks in the driver with following names::
44 All available clocks are defined as preprocessor macros in
64 clocks:
91 clocks:
102 - clocks
111 clocks:
131 - clocks
[all …]
H A Drenesas,cpg-clocks.yaml4 $id: http://devicetree.org/schemas/clock/renesas,cpg-clocks.yaml#
13 The Clock Pulse Generator (CPG) generates core clocks for the SoC. It
17 the CPG Module Stop (MSTP) Clocks.
22 - const: renesas,r8a73a4-cpg-clocks # R-Mobile APE6
23 - const: renesas,r8a7740-cpg-clocks # R-Mobile A1
24 - const: renesas,r8a7778-cpg-clocks # R-Car M1
25 - const: renesas,r8a7779-cpg-clocks # R-Car H1
28 - renesas,r7s72100-cpg-clocks # RZ/A1H
29 - const: renesas,rz-cpg-clocks # RZ/A1
30 - const: renesas,sh73a0-cpg-clocks # SH-Mobile AG5
[all …]
H A Dexynos5260-clock.txt5 generate and supply clocks to various hardware blocks within
10 available clocks are defined as preprocessor macros in
14 External clocks:
16 There are several clocks that are generated outside the SoC. It
26 Phy clocks:
28 There are several clocks which are generated by specific PHYs.
29 These clocks are fed into the clock controller and then routed to
30 the hardware blocks. These clocks are defined as fixed clocks in the
71 - clocks: list of clock identifiers which are fed as the input to
73 the input clocks for a given controller.
[all …]
H A Dsamsung,exynos7-clock.yaml16 Expected external clocks, defined in DTS as fixed-rate clocks with a matching
20 All available clocks are defined as preprocessor macros in
38 clocks:
65 clocks:
78 - clocks
87 clocks:
99 - clocks
108 clocks:
117 - clocks
126 clocks:
[all …]
H A Drenesas,cpg-mstp-clocks.yaml4 $id: http://devicetree.org/schemas/clock/renesas,cpg-mstp-clocks.yaml#
7 title: Renesas Clock Pulse Generator (CPG) Module Stop (MSTP) Clocks
13 The Clock Pulse Generator (CPG) can gate SoC device clocks. The gates are
16 This device tree binding describes a single 32 gate clocks group per node.
17 Clocks are referenced by user nodes by the Module Stop (MSTP) node phandle
24 - renesas,r7s72100-mstp-clocks # RZ/A1
25 - renesas,r8a73a4-mstp-clocks # R-Mobile APE6
26 - renesas,r8a7740-mstp-clocks # R-Mobile A1
27 - renesas,r8a7778-mstp-clocks # R-Car M1
28 - renesas,r8a7779-mstp-clocks # R-Car H1
[all …]
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/
H A Domap24xx-clocks.dtsi11 clocks = <&func_96m_ck>, <&mcbsp_clks>;
19 clocks = <&mcbsp1_gate_fck>, <&mcbsp1_mux_fck>;
25 clocks = <&func_96m_ck>, <&mcbsp_clks>;
33 clocks = <&mcbsp2_gate_fck>, <&mcbsp2_mux_fck>;
77 clocks = <&virt_19200000_ck>, <&virt_26m_ck>, <&virt_13m_ck>, <&virt_12m_ck>;
85 clocks = <&aplls_clkin_ck>;
93 clocks = <&aplls_clkin_ck>, <&aplls_clkin_x2_ck>;
102 clocks = <&osc_ck>;
124 clocks = <&sys_ck>, <&sys_ck>;
131 clocks = <&sys_ck>;
[all …]
H A Domap3xxx-clocks.dtsi17 …clocks = <&virt_12m_ck>, <&virt_13m_ck>, <&virt_19200000_ck>, <&virt_26000000_ck>, <&virt_38_4m_ck…
24 clocks = <&osc_sys_ck>;
34 clocks = <&osc_sys_ck>;
42 clocks = <&dpll3_ck>;
50 clocks = <&dpll3_m2_ck>;
58 clocks = <&dpll4_ck>;
66 clocks = <&dpll3_m2x2_ck>;
74 clocks = <&sys_ck>;
94 clocks = <&core_96m_fck>, <&mcbsp_clks>;
102 clocks = <&per_96m_fck>, <&mcbsp_clks>;
[all …]
H A Domap2430-clocks.dtsi12 clocks = <&func_96m_ck>, <&mcbsp_clks>;
19 clocks = <&mcbsp3_gate_fck>, <&mcbsp3_mux_fck>;
25 clocks = <&func_96m_ck>, <&mcbsp_clks>;
33 clocks = <&mcbsp4_gate_fck>, <&mcbsp4_mux_fck>;
39 clocks = <&func_96m_ck>, <&mcbsp_clks>;
47 clocks = <&mcbsp5_gate_fck>, <&mcbsp5_mux_fck>;
55 clocks = <&dsp_fck>;
63 clocks = <&dsp_fck>;
73 clocks = <&iva2_1_gate_ick>, <&iva2_1_div_ick>;
79 clocks = <&core_ck>;
[all …]
H A Domap54xx-clocks.dtsi19 clocks = <&pad_clks_src_ck>;
42 clocks = <&slimbus_src_clk>;
121 clocks = <&abe_dpll_clk_mux>, <&abe_dpll_bypass_clk_mux>;
129 clocks = <&dpll_abe_ck>;
136 clocks = <&dpll_abe_x2_ck>;
146 clocks = <&dpll_abe_m2x2_ck>;
155 clocks = <&dpll_abe_m2x2_ck>;
165 clocks = <&aess_fclk>;
175 clocks = <&dpll_abe_m2x2_ck>;
184 clocks = <&dpll_abe_x2_ck>;
[all …]
H A Dam43xx-clocks.dtsi12 clocks = <&sysboot_freq_sel_ck>, <&crystal_freq_sel_ck>;
21 clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
30 clocks = <&virt_19200000_ck>, <&virt_24000000_ck>, <&virt_25000000_ck>, <&virt_26000000_ck>;
39 clocks = <&sys_clkin_ck>;
48 clocks = <&sys_clkin_ck>;
57 clocks = <&sys_clkin_ck>;
66 clocks = <&sys_clkin_ck>;
75 clocks = <&sys_clkin_ck>;
84 clocks = <&sys_clkin_ck>;
93 clocks = <&sys_clkin_ck>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Dst,stih4xx.txt15 - clocks: from common clock binding: handle hardware IP needed clocks, the
16 number of clocks may depend of the SoC type.
17 See ../clocks/clock-bindings.txt for details.
18 - clock-names: names of the clocks listed in clocks property in the same
33 - clocks: from common clock binding: handle hardware IP needed clocks, the
34 number of clocks may depend of the SoC type.
35 See ../clocks/clock-bindings.txt for details.
36 - clock-names: names of the clocks listed in clocks property in the same
66 - clocks: from common clock binding: handle hardware IP needed clocks, the
67 number of clocks may depend of the SoC type.
[all …]
/freebsd/sys/contrib/device-tree/src/arm/st/
H A Dste-nomadik-stn8815.dtsi40 clocks = <&timclk>, <&pclk>;
49 clocks = <&timclk>, <&pclk>;
64 clocks = <&pclk>;
78 clocks = <&pclk>;
92 clocks = <&pclk>;
107 clocks = <&pclk>;
215 clocks = <&mxtal>;
223 clocks = <&mxtal>;
230 clocks = <&pll1>;
238 clocks
[all...]
/freebsd/sys/contrib/device-tree/src/arm/renesas/
H A Dr7s72100.dtsi30 /* Fixed factor clocks */
34 clocks = <&cpg_clocks R7S72100_CLK_PLL>;
55 clocks = <&cpg_clocks R7S72100_CLK_I>;
60 /* External clocks */
71 clocks = <&cpg_clocks R7S72100_CLK_PLL>;
79 clocks = <&cpg_clocks R7S72100_CLK_PLL>;
129 clocks = <&mstp4_clks R7S72100_CLK_SCIF0>;
143 clocks = <&mstp4_clks R7S72100_CLK_SCIF1>;
157 clocks = <&mstp4_clks R7S72100_CLK_SCIF2>;
171 clocks = <&mstp4_clks R7S72100_CLK_SCIF3>;
[all …]
H A Dsh73a0.dtsi27 clocks = <&cpg_clocks SH73A0_CLK_Z>;
36 clocks = <&cpg_clocks SH73A0_CLK_Z>;
46 clocks = <&periph_clk>;
53 clocks = <&periph_clk>;
105 clocks = <&mstp3_clks SH73A0_CLK_CMT1>;
128 clocks = <&mstp5_clks SH73A0_CLK_INTCA0>;
150 clocks = <&mstp5_clks SH73A0_CLK_INTCA0>;
172 clocks = <&mstp5_clks SH73A0_CLK_INTCA0>;
194 clocks = <&mstp5_clks SH73A0_CLK_INTCA0>;
208 clocks = <&mstp1_clks SH73A0_CLK_IIC0>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/intel/socfpga/
H A Dsocfpga.dtsi83 clocks = <&l4_main_clk>;
102 clocks = <&can0_clk>;
111 clocks = <&can1_clk>;
120 clocks {
149 clocks = <&osc1>;
155 clocks = <&main_pll>;
163 clocks = <&main_pll>;
171 clocks = <&main_pll>, <&osc1>;
179 clocks = <&main_pll>;
186 clocks
[all...]
/freebsd/sys/contrib/device-tree/src/arm/ti/keystone/
H A Dkeystone-clocks.dtsi8 clocks {
16 clocks = <&mainpllclk>, <&refclksys>;
26 clocks = <&mainmuxclk>;
35 clocks = <&mainmuxclk>;
44 clocks = <&mainmuxclk>;
54 clocks = <&mainmuxclk>;
64 clocks = <&chipclk1>;
73 clocks = <&chipclk1>;
82 clocks = <&papllclk>;
91 clocks = <&chipclk1>;
[all …]
/freebsd/sys/contrib/device-tree/src/mips/mobileye/
H A Deyeq5-clocks.dtsi19 clocks = <&olb EQ5C_PLL_CPU>;
26 clocks = <&occ_cpu>;
33 clocks = <&si_css0_ref_clk>;
40 clocks = <&si_css0_ref_clk>;
47 clocks = <&si_css0_ref_clk>;
54 clocks = <&si_css0_ref_clk>;
61 clocks = <&si_css0_ref_clk>;
68 clocks = <&si_css0_ref_clk>;
75 clocks = <&si_css0_ref_clk>;
82 clocks = <&olb EQ5C_PLL_CPU>;
[all …]
H A Deyeq5-fixed-clocks.dtsi41 clocks = <&pll_cpu>;
48 clocks = <&occ_cpu>;
55 clocks = <&si_css0_ref_clk>;
62 clocks = <&si_css0_ref_clk>;
69 clocks = <&si_css0_ref_clk>;
76 clocks = <&si_css0_ref_clk>;
83 clocks = <&si_css0_ref_clk>;
90 clocks = <&si_css0_ref_clk>;
97 clocks = <&si_css0_ref_clk>;
104 clocks = <&pll_cpu>;
[all …]

12345678910>>...192