Home
last modified time | relevance | path

Searched full:mpfs (Results 1 – 25 of 45) sorted by relevance

12

/linux/drivers/net/ethernet/mellanox/mlx5/core/lib/
H A Dmpfs.c36 #include <linux/mlx5/mpfs.h>
39 #include "lib/mpfs.h"
41 /* HW L2 Table (MPFS) management */
101 struct mlx5_mpfs *mpfs; in mlx5_mpfs_init() local
106 mpfs = kzalloc_obj(*mpfs); in mlx5_mpfs_init()
107 if (!mpfs) in mlx5_mpfs_init()
110 mutex_init(&mpfs->lock); in mlx5_mpfs_init()
111 mpfs->size = l2table_size; in mlx5_mpfs_init()
112 mpfs->bitmap = bitmap_zalloc(l2table_size, GFP_KERNEL); in mlx5_mpfs_init()
113 if (!mpfs->bitmap) { in mlx5_mpfs_init()
[all …]
H A Dmpfs.h48 #define mlx5_mpfs_foreach(hs, tmp, mpfs, i) \ argument
50 hlist_for_each_entry_safe(hs, tmp, &(mpfs)->hash[i], node.hlist)
/linux/arch/riscv/boot/dts/microchip/
H A Dmpfs-icicle-kit-prod.dts6 #include "mpfs-icicle-kit-common.dtsi"
10 compatible = "microchip,mpfs-icicle-prod-reference-rtl-v2507",
11 "microchip,mpfs-icicle-kit-prod",
12 "microchip,mpfs-icicle-kit",
13 "microchip,mpfs-prod",
14 "microchip,mpfs";
H A Dmpfs-icicle-kit.dts6 #include "mpfs-icicle-kit-common.dtsi"
10 compatible = "microchip,mpfs-icicle-es-reference-rtl-v2507",
11 "microchip,mpfs-icicle-kit",
12 "microchip,mpfs";
H A Dmpfs-icicle-kit-fabric.dtsi4 #include "mpfs.dtsi"
5 #include "mpfs-pinctrl.dtsi"
/linux/Documentation/devicetree/bindings/rtc/
H A Dmicrochip,mpfs-rtc.yaml4 $id: http://devicetree.org/schemas/rtc/microchip,mpfs-rtc.yaml#
8 title: Microchip PolarFire Soc (MPFS) RTC
21 - const: microchip,mpfs-rtc
22 - const: microchip,mpfs-rtc
64 #include "dt-bindings/clock/microchip,mpfs-clock.h"
66 compatible = "microchip,mpfs-rtc";
/linux/Documentation/devicetree/bindings/gpio/
H A Dmicrochip,mpfs-gpio.yaml4 $id: http://devicetree.org/schemas/gpio/microchip,mpfs-gpio.yaml#
7 title: Microchip MPFS GPIO Controller
17 - const: microchip,mpfs-gpio
19 - microchip,mpfs-gpio
66 const: microchip,mpfs-gpio
90 compatible = "microchip,mpfs-gpio";
/linux/drivers/char/hw_random/
H A Dmpfs-rng.c3 * Microchip PolarFire SoC (MPFS) hardware random driver
13 #include <soc/microchip/mpfs.h>
84 return dev_err_probe(&pdev->dev, ret, "Failed to register MPFS hwrng\n"); in mpfs_rng_probe()
86 dev_info(&pdev->dev, "Registered MPFS hwrng\n"); in mpfs_rng_probe()
93 .name = "mpfs-rng",
101 MODULE_DESCRIPTION("PolarFire SoC (MPFS) hardware random driver");
/linux/drivers/mailbox/
H A Dmailbox-mpfs.c3 * Microchip PolarFire SoC (MPFS) system controller/mailbox controller driver
21 #include <soc/microchip/mpfs.h>
221 ret = devm_request_irq(mbox->dev, mbox->irq, mpfs_mbox_inbox_isr, 0, "mpfs-mailbox", chan); in mpfs_mbox_startup()
242 mbox->control_scb = syscon_regmap_lookup_by_compatible("microchip,mpfs-control-scb"); in mpfs_mbox_syscon_probe()
246 mbox->sysreg_scb = syscon_regmap_lookup_by_compatible("microchip,mpfs-sysreg-scb"); in mpfs_mbox_syscon_probe()
312 dev_err(&pdev->dev, "Registering MPFS mailbox controller failed\n"); in mpfs_mbox_probe()
315 dev_info(&pdev->dev, "Registered MPFS mailbox controller driver\n"); in mpfs_mbox_probe()
321 {.compatible = "microchip,mpfs-mailbox", },
328 .name = "mpfs-mailbox",
337 MODULE_DESCRIPTION("MPFS mailbox controller driver");
H A DKconfig199 tristate "PolarFire SoC (MPFS) Mailbox"
204 This driver adds support for the PolarFire SoC (MPFS) mailbox controller.
207 module will be called mailbox-mpfs.
/linux/drivers/reset/
H A Dreset-mpfs.c3 * PolarFire SoC (MPFS) Peripheral Clock Reset Controller
19 #include <dt-bindings/clock/microchip,mpfs-clock.h>
20 #include <soc/microchip/mpfs.h>
148 .name = "mpfs-reset",
182 adev = devm_auxiliary_device_create(clk_dev, "reset-mpfs", (void *)map); in mpfs_reset_controller_register()
192 .name = "reset_mpfs.reset-mpfs",
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmicrochip,mpfs-pinctrl-iomux0.yaml4 $id: http://devicetree.org/schemas/pinctrl/microchip,mpfs-pinctrl-iomux0.yaml#
22 - const: microchip,mpfs-pinctrl-iomux0
25 - const: microchip,mpfs-pinctrl-iomux0
74 compatible = "microchip,mpfs-pinctrl-iomux0";
/linux/drivers/soc/microchip/
H A Dmpfs-control-scb.c10 MFD_CELL_NAME("mpfs-tvs"),
24 { .compatible = "microchip,mpfs-control-scb", },
31 .name = "mpfs-control-scb",
H A Dmpfs-mss-top-sysreg.c11 MFD_CELL_NAME("mpfs-reset"),
30 { .compatible = "microchip,mpfs-mss-top-sysreg", },
37 .name = "mpfs-mss-top-sysreg",
/linux/Documentation/devicetree/bindings/cache/
H A Dsifive,ccache0.yaml48 - const: microchip,mpfs-ccache
53 - const: microchip,mpfs-ccache
102 - microchip,mpfs-ccache
153 - microchip,mpfs-ccache
/linux/drivers/clk/microchip/
H A DMakefile4 obj-$(CONFIG_MCHP_CLK_MPFS) += clk-mpfs.o
5 obj-$(CONFIG_MCHP_CLK_MPFS) += clk-mpfs-ccc.o
H A Dclk-mpfs-ccc.c12 #include <dt-bindings/clock/microchip,mpfs-clock.h>
264 { .compatible = "microchip,mpfs-ccc", },
272 .name = "microchip-mpfs-ccc",
H A Dclk-mpfs.c14 #include <dt-bindings/clock/microchip,mpfs-clock.h>
15 #include <soc/microchip/mpfs.h>
475 clk_data->regmap = syscon_regmap_lookup_by_compatible("microchip,mpfs-mss-top-sysreg"); in mpfs_clk_syscon_probe()
558 { .compatible = "microchip,mpfs-clkcfg", },
566 .name = "microchip-mpfs-clkcfg",
/linux/drivers/gpio/
H A Dgpio-mpfs.c3 * Microchip PolarFire SoC (MPFS) GPIO controller driver
173 .name = "MPFS GPIO",
290 .compatible = "microchip,mpfs-gpio",
302 .name = "microchip,mpfs-gpio",
/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A DKconfig57 bool "Mellanox Technologies MLX5 MPFS support"
61 Mellanox Technologies Ethernet Multi-Physical Function Switch (MPFS)
62 support in ConnectX NIC. MPFs is required for when multi-PF configuration
/linux/drivers/usb/musb/
H A Dmpfs.c3 * PolarFire SoC (MPFS) MUSB Glue Layer
342 dev_info(&pdev->dev, "Registered MPFS MUSB driver\n"); in mpfs_probe()
365 { .compatible = "microchip,mpfs-musb" },
375 .name = "mpfs-musb",
H A DMakefile26 obj-$(CONFIG_USB_MUSB_POLARFIRE_SOC) += mpfs.o
/linux/drivers/firmware/microchip/
H A DMakefile3 obj-$(CONFIG_POLARFIRE_SOC_AUTO_UPDATE) += mpfs-auto-update.o
H A DKconfig12 If built as a module, it will be called mpfs-auto-update.
/linux/include/soc/microchip/
H A Dmpfs.h4 * Microchip PolarFire SoC (MPFS)

12