Home
last modified time | relevance | path

Searched +full:1 +full:st (Results 1 – 25 of 1106) sorted by relevance

12345678910>>...45

/linux/Documentation/devicetree/bindings/iio/accel/
H A Dlis302.txt8 - compatible: should be set to "st,lis3lv02d-spi"
15 - compatible: should be set to "st,lis3lv02d"
23 - st,click-single-{x,y,z}: if present, tells the device to issue an
26 - st,click-double-{x,y,z}: if present, tells the device to issue an
29 - st,click-thresh-{x,y,z}: set the x/y/z axis threshold
30 - st,click-click-time-limit: click time limit, from 0 to 127.5msec
32 - st,click-latency: click latency, from 0 to 255 msec with
33 step of 1 msec.
34 - st,click-window: click window, from 0 to 255 msec with
35 step of 1 msec.
[all …]
/linux/lib/crypto/
H A Dsha3.c23 * On some 32-bit architectures, such as h8300, GCC ends up using over 1 KB of
52 static SHA3_INLINE void sha3_keccakf_one_round_generic(u64 st[25], int round) in sha3_keccakf_one_round_generic()
57 bc[0] = st[0] ^ st[5] ^ st[10] ^ st[15] ^ st[20]; in sha3_keccakf_one_round_generic()
58 bc[1] = st[1] ^ st[6] ^ st[11] ^ st[16] ^ st[21]; in sha3_keccakf_one_round_generic()
59 bc[2] = st[2] ^ st[7] ^ st[12] ^ st[17] ^ st[22]; in sha3_keccakf_one_round_generic()
60 bc[3] = st[3] ^ st[8] ^ st[13] ^ st[18] ^ st[23]; in sha3_keccakf_one_round_generic()
61 bc[4] = st[4] ^ st[9] ^ st[14] ^ st[19] ^ st[24]; in sha3_keccakf_one_round_generic()
63 t[0] = bc[4] ^ rol64(bc[1], 1); in sha3_keccakf_one_round_generic()
64 t[1] = bc[0] ^ rol64(bc[2], 1); in sha3_keccakf_one_round_generic()
65 t[2] = bc[1] ^ rol64(bc[3], 1); in sha3_keccakf_one_round_generic()
[all …]
/linux/Documentation/devicetree/bindings/iio/
H A Dst,st-sensors.yaml4 $id: http://devicetree.org/schemas/iio/st,st-sensors.yaml#
16 - Denis Ciocca <denis.ciocca@st.com>
24 - st,h3lis331dl-accel
25 - st,lis2de12
26 - st,lis2dw12
27 - st,lis2hh12
28 - st,lis2dh12-accel
29 - st,lis2ds12
30 - st,lis302dl
31 - st,lis331dl-accel
[all …]
/linux/drivers/accel/ethosu/
H A Dethosu_gem.c150 static void cmd_state_init(struct cmd_state *st) in cmd_state_init() argument
152 /* Initialize to all 1s to detect missing setup */ in cmd_state_init()
153 memset(st, 0xff, sizeof(*st)); in cmd_state_init()
158 return (((u64)cmd[0] & 0xff0000) << 16) | cmd[1]; in cmd_to_addr()
170 if (mode >= 1) { in dma_length()
178 if (dma->stride[1] < 0 && (u64)(-dma->stride[1]) > len) in dma_length()
180 len += dma->stride[1]; in dma_length()
208 if (x >= fm->width0 + 1) { in feat_matrix_length()
209 x -= fm->width0 + 1; in feat_matrix_length()
210 tile += 1; in feat_matrix_length()
[all …]
/linux/drivers/gpu/drm/etnaviv/
H A Detnaviv_cmd_parser.c26 #define ST(start, num) { (start) >> 2, (num) } macro
28 ST(0x1200, 1),
29 ST(0x1228, 1),
30 ST(0x1238, 1),
31 ST(0x1284, 1),
32 ST(0x128c, 1),
33 ST(0x1304, 1),
34 ST(0x1310, 1),
35 ST(0x1318, 1),
36 ST(0x12800, 4),
[all …]
/linux/drivers/iio/adc/
H A Dad7298.c32 #define AD7298_TAVG BIT(1) /* temperature sensor averaging enable */
59 .indexed = 1, \
76 .indexed = 1,
82 .scan_index = -1,
90 AD7298_V_CHAN(1),
106 struct ad7298_state *st = iio_priv(indio_dev); in ad7298_update_scan_mode() local
115 command = AD7298_WRITE | st->ext_ref; in ad7298_update_scan_mode()
117 for (i = 0, m = AD7298_CH(0); i < AD7298_MAX_CHAN; i++, m >>= 1) in ad7298_update_scan_mode()
121 st->tx_buf[0] = cpu_to_be16(command); in ad7298_update_scan_mode()
124 st->ring_xfer[0].tx_buf = &st->tx_buf[0]; in ad7298_update_scan_mode()
[all …]
H A Dad7887.c30 #define AD7887_CH_AIN1 BIT(3) /* convert on channel 1, DUAL=1 */
31 #define AD7887_CH_AIN0 0 /* convert on channel 0, DUAL=0,1 */
33 #define AD7887_PM_MODE2 1 /* full on */
83 struct ad7887_state *st = iio_priv(indio_dev); in ad7887_ring_preenable() local
87 case (1 << 0): in ad7887_ring_preenable()
88 st->ring_msg = &st->msg[AD7887_CH0]; in ad7887_ring_preenable()
90 case (1 << 1): in ad7887_ring_preenable()
91 st->ring_msg = &st->msg[AD7887_CH1]; in ad7887_ring_preenable()
93 spi_sync(st->spi, st->ring_msg); in ad7887_ring_preenable()
95 case ((1 << 1) | (1 << 0)): in ad7887_ring_preenable()
[all …]
H A Dad7266.c52 static int ad7266_wakeup(struct ad7266_state *st) in ad7266_wakeup() argument
55 return spi_read(st->spi, &st->data.sample[0], 2); in ad7266_wakeup()
58 static int ad7266_powerdown(struct ad7266_state *st) in ad7266_powerdown() argument
61 return spi_read(st->spi, &st->data.sample[0], 1); in ad7266_powerdown()
66 struct ad7266_state *st = iio_priv(indio_dev); in ad7266_preenable() local
67 return ad7266_wakeup(st); in ad7266_preenable()
72 struct ad7266_state *st = iio_priv(indio_dev); in ad7266_postdisable() local
73 return ad7266_powerdown(st); in ad7266_postdisable()
85 struct ad7266_state *st = iio_priv(indio_dev); in ad7266_trigger_handler() local
88 ret = spi_read(st->spi, st->data.sample, 4); in ad7266_trigger_handler()
[all …]
H A Dad4030.c88 #define AD4030_REG_IO_MASK_IO2X BIT(1)
96 /* Sequence starting with "1 0 1" to enable reg access */
106 * This accounts for 1 sample per channel plus one s64 for the timestamp,
158 1 * MILLI / 3, /* 0.333 */
165 { 1, 3 }, /* 1/3 V/V gain */
245 .indexed = 1, \
277 .indexed = 1, \
280 .channel2 = (_idx) * 2 + 1, \
283 .has_ext_scan_type = 1, \
292 __AD4030_CHAN_DIFF(_idx, _scan_type, 1, 0)
[all …]
H A Dad4695.c61 #define AD4695_REG_SETUP_SPI_CYC_CTRL BIT(1)
65 #define AD4695_REG_REF_CTRL_REFHIZ_EN BIT(1)
75 #define AD4695_REG_GP_MODE_BUSY_GP_EN BIT(1)
82 #define AD4695_REG_CONFIG_IN_OSR_SET GENMASK(1, 0)
155 * 2 per voltage and temperature chan plus 1 xfer to trigger 1st
163 IIO_DECLARE_DMA_BUFFER_WITH_TS(u16, buf, AD4695_MAX_VIN_CHANNELS + 1);
250 struct ad4695_state *st = context; in ad4695_regmap_bus_reg_write() local
254 .tx_buf = st->regmap_bus_data, in ad4695_regmap_bus_reg_write()
257 if (count > ARRAY_SIZE(st->regmap_bus_data)) in ad4695_regmap_bus_reg_write()
260 memcpy(st->regmap_bus_data, data, count); in ad4695_regmap_bus_reg_write()
[all …]
H A Dat91-sama5d2_adc.c45 #define AT91_SAMA5D2_CR_START BIT(1)
54 #define AT91_SAMA5D2_MR_TRGSEL(v) ((v) << 1)
58 #define AT91_SAMA5D2_MR_TRGSEL_TRIG1 1
65 /* PWM event line 1 */
97 /* Channel Sequence Register 1 */
153 #define AT91_SAMA5D2_EMR_OSR_4SAMPLES 1
163 #define AT91_SAMA5D2_TRACKX_TS (1)
179 #define AT91_SAMA5D2_ACR_PENDETSENS_MASK GENMASK(1, 0)
188 #define AT91_SAMA5D2_TSMR_TSMODE_4WIRE_NO_PRESS 1
225 #define AT91_SAMA5D2_TRGR_TRGMOD_EXT_TRIG_RISE 1
[all …]
/linux/drivers/iio/dac/
H A Dad5592r-base.c26 struct ad5592r_state *st = gpiochip_get_data(chip); in ad5592r_gpio_get() local
30 scoped_guard(mutex, &st->gpio_lock) { in ad5592r_gpio_get()
31 if (st->gpio_out & BIT(offset)) in ad5592r_gpio_get()
32 val = st->gpio_val; in ad5592r_gpio_get()
34 ret = st->ops->gpio_read(st, &val); in ad5592r_gpio_get()
46 struct ad5592r_state *st = gpiochip_get_data(chip); in ad5592r_gpio_set() local
48 guard(mutex)(&st->gpio_lock); in ad5592r_gpio_set()
51 st->gpio_val |= BIT(offset); in ad5592r_gpio_set()
53 st->gpio_val &= ~BIT(offset); in ad5592r_gpio_set()
55 return st->ops->reg_write(st, AD5592R_REG_GPIO_SET, st->gpio_val); in ad5592r_gpio_set()
[all …]
H A Dad7293.c134 static const int dac_offset_table[] = {0, 1, 2};
136 static const int isense_gain_table[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
138 static const int adc_range_table[] = {0, 1, 2, 3};
150 static int ad7293_page_select(struct ad7293_state *st, unsigned int reg) in ad7293_page_select() argument
154 if (st->page_select != FIELD_GET(AD7293_PAGE_ADDR_MSK, reg)) { in ad7293_page_select()
155 st->data[0] = FIELD_GET(AD7293_REG_ADDR_MSK, AD7293_REG_PAGE_SELECT); in ad7293_page_select()
156 st->data[1] = FIELD_GET(AD7293_PAGE_ADDR_MSK, reg); in ad7293_page_select()
158 ret = spi_write(st->spi, &st->data[0], 2); in ad7293_page_select()
162 st->page_select = FIELD_GET(AD7293_PAGE_ADDR_MSK, reg); in ad7293_page_select()
168 static int __ad7293_spi_read(struct ad7293_state *st, unsigned int reg, in __ad7293_spi_read() argument
[all …]
/linux/drivers/macintosh/
H A Dwindfarm_pid.c25 void wf_pid_init(struct wf_pid_state *st, struct wf_pid_param *param) in wf_pid_init() argument
27 memset(st, 0, sizeof(struct wf_pid_state)); in wf_pid_init()
28 st->param = *param; in wf_pid_init()
29 st->first = 1; in wf_pid_init()
33 s32 wf_pid_run(struct wf_pid_state *st, s32 new_sample) in wf_pid_run() argument
37 int i, hlen = st->param.history_len; in wf_pid_run()
40 error = new_sample - st->param.itarget; in wf_pid_run()
43 if (st->first) { in wf_pid_run()
45 st->samples[i] = new_sample; in wf_pid_run()
46 st->errors[i] = error; in wf_pid_run()
[all …]
/linux/drivers/iio/common/hid-sensors/
H A Dhid-sensor-attributes.c22 HID_USAGE_SENSOR_UNITS_METERS_PER_SEC_SQRD, 1, 0},
28 HID_USAGE_SENSOR_UNITS_METERS_PER_SEC_SQRD, 1, 0},
34 HID_USAGE_SENSOR_UNITS_RADIANS_PER_SECOND, 1, 0},
39 {HID_USAGE_SENSOR_COMPASS_3D, HID_USAGE_SENSOR_UNITS_GAUSS, 1, 0},
45 HID_USAGE_SENSOR_UNITS_RADIANS, 1, 0},
47 {HID_USAGE_SENSOR_ALS, 0, 1, 0},
48 {HID_USAGE_SENSOR_ALS, HID_USAGE_SENSOR_UNITS_LUX, 1, 0},
57 {HID_USAGE_SENSOR_DEVICE_ORIENTATION, 0, 1, 0},
59 {HID_USAGE_SENSOR_RELATIVE_ORIENTATION, 0, 1, 0},
61 {HID_USAGE_SENSOR_GEOMAGNETIC_ORIENTATION, 0, 1, 0},
[all …]
/linux/drivers/iio/accel/
H A Dsca3000.c35 #define SCA3000_EEPROM_CS_ERROR BIT(1)
64 * (approx 1 - 25Hz) and then a programmable threshold used to trigger
78 #define SCA3000_INT_STATUS_X_TRIGGER BIT(1)
110 #define SCA3000_MD_CTRL_OR_X BIT(1)
182 * @option_mode_1_freq: option mode 1 sampling frequency
268 static int sca3000_write_reg(struct sca3000_state *st, u8 address, u8 val) in sca3000_write_reg() argument
270 st->tx[0] = SCA3000_WRITE_REG(address); in sca3000_write_reg()
271 st->tx[1] = val; in sca3000_write_reg()
272 return spi_write(st->us, st->tx, 2); in sca3000_write_reg()
275 static int sca3000_read_data_short(struct sca3000_state *st, in sca3000_read_data_short() argument
[all …]
H A Dadxl367_spi.c36 u8 reg_write_tx_buf[1] __aligned(IIO_DMA_MINALIGN);
38 u8 fifo_tx_buf[1];
44 struct adxl367_spi_state *st = context; in adxl367_read_fifo() local
46 st->fifo_xfer[1].rx_buf = fifo_buf; in adxl367_read_fifo()
47 st->fifo_xfer[1].len = fifo_entries * sizeof(*fifo_buf); in adxl367_read_fifo()
49 return spi_sync(st->spi, &st->fifo_msg); in adxl367_read_fifo()
55 struct adxl367_spi_state *st = context; in adxl367_read() local
58 st->reg_read_tx_buf[1] = reg; in adxl367_read()
59 st->reg_read_xfer[1].rx_buf = val_buf; in adxl367_read()
60 st->reg_read_xfer[1].len = val_size; in adxl367_read()
[all …]
/linux/drivers/iio/frequency/
H A Dadf4377.c34 #define ADF4377_0000_LSB_FIRST_MSK BIT(1)
160 #define ADF4377_0019_PD_ADC_MSK BIT(1)
176 #define ADF4377_001A_PD_CLKOUT1_MSK BIT(1)
204 #define ADF4377_001D_CP_DOWN_MSK BIT(1)
288 #define ADF4377_002E_EN_ADC_MSK BIT(1)
296 #define ADF4377_002F_DCLK_DIV1_MSK GENMASK(1, 0)
332 #define ADF4377_003D_O_VCO_BIAS_MSK BIT(1)
355 #define ADF4377_0049_FSM_BUSY_MSK BIT(1)
359 #define ADF4377_004B_VCO_CORE_MSK GENMASK(1, 0)
486 struct adf4377_state *st = iio_priv(indio_dev); in adf4377_reg_access() local
[all …]
H A Dadmv4420.c59 #define ADMV4420_SPI_CONFIG_1_SOFTRESET (BIT(7) | BIT(1))
62 #define ADMV4420_REFERENCE_MODE_MASK BIT(1)
74 #define ENABLE_MIXER BIT(1)
87 ADMV4420_LOCK_DTCT = 1,
129 struct admv4420_state *st = iio_priv(indio_dev); in admv4420_reg_access() local
132 return regmap_read(st->regmap, reg, readval); in admv4420_reg_access()
134 return regmap_write(st->regmap, reg, writeval); in admv4420_reg_access()
137 static int admv4420_set_n_counter(struct admv4420_state *st, u32 int_val, in admv4420_set_n_counter() argument
142 put_unaligned_le32(frac_val, st->transf_buf); in admv4420_set_n_counter()
143 ret = regmap_bulk_write(st->regmap, ADMV4420_FRAC_L, st->transf_buf, 3); in admv4420_set_n_counter()
[all …]
H A Dadf4350.c79 static int adf4350_sync_config(struct adf4350_state *st) in adf4350_sync_config() argument
84 if ((st->regs_hw[i] != st->regs[i]) || in adf4350_sync_config()
89 doublebuf = 1; in adf4350_sync_config()
93 st->val = cpu_to_be32(st->regs[i] | i); in adf4350_sync_config()
94 ret = spi_write(st->spi, &st->val, 4); in adf4350_sync_config()
97 st->regs_hw[i] = st->regs[i]; in adf4350_sync_config()
98 dev_dbg(&st->spi->dev, "[%d] 0x%X\n", in adf4350_sync_config()
99 i, (u32)st->regs[i] | i); in adf4350_sync_config()
109 struct adf4350_state *st = iio_priv(indio_dev); in adf4350_reg_access() local
115 mutex_lock(&st->lock); in adf4350_reg_access()
[all …]
/linux/drivers/iio/imu/inv_mpu6050/
H A Dinv_mpu_magn.c47 static bool inv_magn_supported(const struct inv_mpu6050_state *st) in inv_magn_supported() argument
49 switch (st->chip_type) { in inv_magn_supported()
60 static int inv_magn_init(struct inv_mpu6050_state *st) in inv_magn_init() argument
68 ret = inv_mpu_aux_read(st, INV_MPU_MAGN_I2C_ADDR, INV_MPU_MAGN_REG_WIA, in inv_magn_init()
76 switch (st->chip_type) { in inv_magn_init()
79 ret = inv_mpu_aux_write(st, INV_MPU_MAGN_I2C_ADDR, in inv_magn_init()
90 ret = inv_mpu_aux_write(st, INV_MPU_MAGN_I2C_ADDR, in inv_magn_init()
96 ret = inv_mpu_aux_read(st, INV_MPU_MAGN_I2C_ADDR, INV_MPU_MAGN_REG_ASAX, in inv_magn_init()
102 ret = inv_mpu_aux_write(st, INV_MPU_MAGN_I2C_ADDR, in inv_magn_init()
110 * 1 uT = 0.01 G and value is in micron (1e6) in inv_magn_init()
[all …]
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dst,stm32-dfsdm-adc.yaml4 $id: http://devicetree.org/schemas/iio/adc/st,stm32-dfsdm-adc.yaml#
10 - Fabrice Gasnier <fabrice.gasnier@foss.st.com>
11 - Olivier Moysan <olivier.moysan@foss.st.com>
28 - st,stm32h7-dfsdm
29 - st,stm32mp1-dfsdm
32 maxItems: 1
40 minItems: 1
46 minItems: 1
49 const: 1
63 minItems: 1
[all …]
/linux/drivers/media/usb/dvb-usb-v2/
H A Dlmedm04.c92 MODULE_PARM_DESC(debug, "set debugging level (1=info (or-able)).");
96 MODULE_PARM_DESC(firmware, "set default firmware 0=Sharp7395 1=LG");
100 MODULE_PARM_DESC(pid, "set default 0=default 1=off 2=on");
143 struct lme2510_state *st = d->priv; in lme2510_usb_talk() local
146 if (max(wlen, rlen) > sizeof(st->usb_buffer)) in lme2510_usb_talk()
153 memcpy(st->usb_buffer, wbuf, wlen); in lme2510_usb_talk()
155 ret = dvb_usbv2_generic_rw_locked(d, st->usb_buffer, wlen, in lme2510_usb_talk()
156 st->usb_buffer, rlen); in lme2510_usb_talk()
159 memcpy(rbuf, st->usb_buffer, rlen); in lme2510_usb_talk()
168 struct lme2510_state *st = d->priv; in lme2510_stream_restart() local
[all …]
/linux/tools/testing/selftests/kvm/
H A Dsteal_time.c25 #define ST_GPA_BASE (1 << 30)
35 static void check_status(struct kvm_steal_time *st) in check_status() argument
37 GUEST_ASSERT(!(READ_ONCE(st->version) & 1)); in check_status()
38 GUEST_ASSERT_EQ(READ_ONCE(st->flags), 0); in check_status()
39 GUEST_ASSERT_EQ(READ_ONCE(st->preempted), 0); in check_status()
44 struct kvm_steal_time *st = st_gva[cpu]; in guest_code() local
49 memset(st, 0, sizeof(*st)); in guest_code()
52 check_status(st); in guest_code()
53 WRITE_ONCE(guest_stolen_time[cpu], st->steal); in guest_code()
54 version = READ_ONCE(st->version); in guest_code()
[all …]
/linux/arch/arm/boot/dts/st/
H A Dstm32f746.dtsi49 #address-cells = <1>;
50 #size-cells = <1>;
80 #address-cells = <1>;
82 compatible = "st,stm32-timers";
89 compatible = "st,stm32-pwm";
94 timer@1 {
95 compatible = "st,stm32-timer-trigger";
96 reg = <1>;
102 #address-cells = <1>;
104 compatible = "st,stm32-timers";
[all …]

12345678910>>...45