Home
last modified time | relevance | path

Searched +full:0 +full:x4060 (Results 1 – 25 of 78) sorted by relevance

1234

/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dwasp_reg_map.h20 volatile char pad__0[0x4000]; /* 0x0 - 0x4000 */
21 volatile u_int32_t HOST_INTF_RESET_CONTROL; /* 0x4000 - 0x4004 */
22 volatile u_int32_t HOST_INTF_PM_CTRL; /* 0x4004 - 0x4008 */
23 volatile u_int32_t HOST_INTF_TIMEOUT; /* 0x4008 - 0x400c */
24 volatile u_int32_t HOST_INTF_SREV; /* 0x400c - 0x4010 */
25 volatile u_int32_t HOST_INTF_INTR_SYNC_CAUSE; /* 0x4010 - 0x4014 */
26 volatile u_int32_t HOST_INTF_INTR_SYNC_ENABLE; /* 0x4014 - 0x4018 */
27 volatile u_int32_t HOST_INTF_INTR_ASYNC_MASK; /* 0x4018 - 0x401c */
28 volatile u_int32_t HOST_INTF_INTR_SYNC_MASK; /* 0x401c - 0x4020 */
29 volatile u_int32_t HOST_INTF_INTR_ASYNC_CAUSE; /* 0x4020 - 0x4024 */
[all …]
H A Dosprey_reg_map.h86 volatile char pad__0[0x8]; /* 0x0 - 0x8 */
87 volatile u_int32_t MAC_DMA_CR; /* 0x8 - 0xc */
88 volatile char pad__1[0x8]; /* 0xc - 0x14 */
89 volatile u_int32_t MAC_DMA_CFG; /* 0x14 - 0x18 */
90 volatile u_int32_t MAC_DMA_RXBUFPTR_THRESH; /* 0x18 - 0x1c */
91 volatile u_int32_t MAC_DMA_TXDPPTR_THRESH; /* 0x1c - 0x20 */
92 volatile u_int32_t MAC_DMA_MIRT; /* 0x20 - 0x24 */
93 volatile u_int32_t MAC_DMA_GLOBAL_IER; /* 0x24 - 0x28 */
94 volatile u_int32_t MAC_DMA_TIMT; /* 0x28 - 0x2c */
95 volatile u_int32_t MAC_DMA_RIMT; /* 0x2c - 0x30 */
[all …]
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dti,am65-pci-ep.yaml66 reg = <0x5500000 0x1000>,
67 <0x5501000 0x1000>,
68 <0x10000000 0x8000000>,
69 <0x5506000 0x1000>;
72 ti,syscon-pcie-mode = <&scm_conf 0x4060>;
H A Dti,am65-pci-host.yaml88 reg = <0x5500000 0x1000>,
89 <0x5501000 0x1000>,
90 <0x10000000 0x2000>,
91 <0x5506000 0x1000>;
96 ranges = <0x81000000 0 0 0x10020000 0 0x00010000>,
97 <0x82000000 0 0x10030000 0x10030000 0 0x07FD0000>;
98 ti,syscon-pcie-id = <&scm_conf 0x0210>;
99 ti,syscon-pcie-mode = <&scm_conf 0x4060>;
100 bus-range = <0x0 0xff>;
104 msi-map = <0x0 &gic_its 0x0 0x10000>;
/freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/
H A Dimx28-pinfunc.h13 #define MX28_PAD_GPMI_D00__GPMI_D0 0x0000
14 #define MX28_PAD_GPMI_D01__GPMI_D1 0x0010
15 #define MX28_PAD_GPMI_D02__GPMI_D2 0x0020
16 #define MX28_PAD_GPMI_D03__GPMI_D3 0x0030
17 #define MX28_PAD_GPMI_D04__GPMI_D4 0x0040
18 #define MX28_PAD_GPMI_D05__GPMI_D5 0x0050
19 #define MX28_PAD_GPMI_D06__GPMI_D6 0x0060
20 #define MX28_PAD_GPMI_D07__GPMI_D7 0x0070
21 #define MX28_PAD_GPMI_CE0N__GPMI_CE0N 0x0100
22 #define MX28_PAD_GPMI_CE1N__GPMI_CE1N 0x0110
[all …]
/freebsd/share/i18n/csmapper/CNS/
H A DCNS11643-5%UCS@BMP.src5 SRC_ZONE 0x21-0x7E / 0x21-0x7E / 8
7 DST_INVALID 0xFFFE
13 # Unicode version: 5.0.0
47 0x2141 = 0x355A
48 0x2174 = 0x3CBC
49 0x217D = 0x49B9
50 0x2230 = 0x34DE
51 0x223C = 0x3543
52 0x2250 = 0x37AC
53 0x2251 = 0x37AA
[all …]
H A DUCS@BMP%CNS11643-5.src5 SRC_ZONE 0x3441 - 0x9E77
7 DST_INVALID 0xFFFF
13 # Unicode version: 5.0.0
47 0x3441 = 0x2334
48 0x344A = 0x2525
49 0x344E = 0x252B
50 0x345B = 0x2821
51 0x3463 = 0x2B6C
52 0x3482 = 0x4457
53 0x349B = 0x5359
[all …]
H A DCNS11643-4%UCS@BMP.src5 SRC_ZONE 0x21-0x7E / 0x21-0x7E / 8
7 DST_INVALID 0xFFFE
13 # Unicode version: 5.0.0
47 0x2122 = 0x4E40
48 0x2123 = 0x4E41
49 0x2124 = 0x4E5A
50 0x2126 = 0x4E02
51 0x2127 = 0x4E29
52 0x212A = 0x5202
53 0x212B = 0x353E
[all …]
H A DUCS@BMP%CNS11643-4.src5 SRC_ZONE 0x3401 - 0x9F9E
7 DST_INVALID 0xFFFF
13 # Unicode version: 5.0.0
47 0x3401 = 0x2224
48 0x340C = 0x2157
49 0x3416 = 0x2336
50 0x341C = 0x2835
51 0x342C = 0x2337
52 0x342D = 0x2534
53 0x3430 = 0x2159
[all …]
/freebsd/sys/dev/iwn/
H A Dif_iwn_devid.h21 #define IWN_HW_REV_TYPE_MASK 0x1f
24 #define IWN_HW_REV_TYPE_4965 0
48 #define IWN_DID_2x00_1 0x0890
49 #define IWN_DID_2x00_2 0x0891
51 #define IWN_SDID_2x00_1 0x4022
52 #define IWN_SDID_2x00_2 0x4222
53 #define IWN_SDID_2x00_3 0x4422
54 #define IWN_SDID_2x00_4 0x4822
61 #define IWN_DID_2x30_1 0x0887
62 #define IWN_DID_2x30_2 0x0888
[all …]
/freebsd/sys/arm/broadcom/bcm2835/
H A Dbcm2838_pci.c55 #define PCI_ID_VAL3 0x43c
56 #define CLASS_SHIFT 0x10
57 #define SUBCLASS_SHIFT 0x8
59 #define REG_CONTROLLER_HW_REV 0x406c
60 #define REG_BRIDGE_CTRL 0x9210
61 #define BRIDGE_DISABLE_FLAG 0x1
62 #define BRIDGE_RESET_FLAG 0x2
63 #define REG_PCIE_HARD_DEBUG 0x4204
64 #define REG_DMA_CONFIG 0x4008
65 #define REG_DMA_WINDOW_LOW 0x4034
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/ti/
H A Dk3-am65-main.dtsi12 reg = <0x0 0x70000000 0x0 0x200000>;
15 ranges = <0x0 0x0 0x70000000 0x200000>;
17 atf-sram@0 {
18 reg = <0x
[all...]
/freebsd/sys/dev/ath/ath_hal/ar5416/
H A Dar5416reg.h27 #define AR_MIRT 0x0020 /* interrupt rate threshold */
28 #define AR_TIMT 0x0028 /* Tx Interrupt mitigation threshold */
29 #define AR_RIMT 0x002C /* Rx Interrupt mitigation threshold */
30 #define AR_GTXTO 0x0064 /* global transmit timeout */
31 #define AR_GTTM 0x0068 /* global transmit timeout mode */
32 #define AR_CST 0x006C /* carrier sense timeout */
33 #define AR_MAC_LED 0x1f04 /* LED control */
34 #define AR_WA 0x4004 /* PCIE work-arounds */
35 #define AR_PCIE_PM_CTRL 0x4014
36 #define AR_AHB_MODE 0x4024 /* AHB mode for dma */
[all …]
/freebsd/sys/contrib/dev/iwlwifi/pcie/
H A Ddrv.c23 #define TRANS_CFG_MARKER BIT(0)
30 __builtin_choose_expr(_IS_A(cfg, iwl_cfg), 0, _invalid_type)))
41 {IWL_PCI_DEVICE(0x4232, 0x1201, iwl5100_agn_cfg)}, /* Mini Card */
42 {IWL_PCI_DEVICE(0x4232, 0x1301, iwl5100_agn_cfg)}, /* Half Mini Card */
43 {IWL_PCI_DEVICE(0x4232, 0x1204, iwl5100_agn_cfg)}, /* Mini Card */
44 {IWL_PCI_DEVICE(0x4232, 0x130
[all...]
/freebsd/sys/dev/smartpqi/
H A Dsmartpqi_defines.h44 #define PQI_STATUS_SUCCESS 0
47 #define PQI_VENDOR_GENERAL_CONFIG_TABLE_UPDATE 0
65 #define INVALID_ELEM 0xffff
78 #define INT_MAX 0x7FFFFFFF
87 (offsetof(TYPE, MEMBER) + sizeof(((TYPE *)0)->MEMBER))
125 #define false 0
134 #define INTR_TYPE_NONE 0x0
135 #define INTR_TYPE_FIXED 0x1
136 #define INTR_TYPE_MSI 0x2
137 #define INTR_TYPE_MSIX 0x4
[all …]
/freebsd/sys/dev/bxe/
H A D57712_int_offsets.h31 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_SB_SIZE
32 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_SB_DATA_SIZE
33 { 0x28, 0x0, 0x0, 0x0, 0x0}, // COMMON_SP_SB_SIZE
34 { 0x10, 0x0, 0x0, 0x0, 0x0}, // COMMON_SP_SB_DATA_SIZE
35 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_DYNAMIC_HC_CONFIG_SIZE
36 { 0x10, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_ASSERT_MSG_SIZE
37 { 0x8, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_ASSERT_INDEX_SIZE
38 { 0x0, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_INVALID_ASSERT_OPCODE
39 { 0x3d, 0x0, 0x0, 0x0, 0x0}, // COMMON_RAM1_TEST_EVENT_ID
40 …{ 0x3c, 0x0, 0x0, 0x0, 0x0}, // COMMON_INBOUND_INTERRUPT_TEST_AGG_INT_EVEN…
[all …]
H A D57711_int_offsets.h31 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_SB_SIZE
32 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_SB_DATA_SIZE
33 { 0x28, 0x0, 0x0, 0x0, 0x0}, // COMMON_SP_SB_SIZE
34 { 0x10, 0x0, 0x0, 0x0, 0x0}, // COMMON_SP_SB_DATA_SIZE
35 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_DYNAMIC_HC_CONFIG_SIZE
36 { 0x10, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_ASSERT_MSG_SIZE
37 { 0x8, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_ASSERT_INDEX_SIZE
38 { 0x0, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_INVALID_ASSERT_OPCODE
39 { 0x0, 0x0, 0x0, 0x0, 0x0}, // COMMON_RAM1_TEST_EVENT_ID
40 …{ 0x0, 0x0, 0x0, 0x0, 0x0}, // COMMON_INBOUND_INTERRUPT_TEST_AGG_INT_EVEN…
[all …]
/freebsd/sys/net80211/
H A Dieee80211_crypto_tkip.c106 static int nrefs = 0;
131 KASSERT(nrefs > 0, ("imbalanced attach/detach")); in tkip_detach()
145 return 0; in tkip_setkey()
147 ctx->rx_phase1_done = 0; in tkip_setkey()
161 ivp[0] = k->wk_keytsc >> 8; /* TSC1 */ in tkip_setiv()
162 ivp[1] = (ivp[0] | 0x20) & 0x7f; /* WEP seed */ in tkip_setiv()
163 ivp[2] = k->wk_keytsc >> 0; /* TSC0 */ in tkip_setiv()
199 return 0; in tkip_encap()
217 return 0; in tkip_encap()
229 return 0; in tkip_encap()
[all …]
/freebsd/sys/dev/cas/
H A Dif_casreg.h42 #define CAS_CAW 0x0004 /* core arbitration weight */
43 #define CAS_INF_BURST 0x0008 /* infinite burst enable */
44 #define CAS_STATUS 0x000c /* interrupt status */
45 #define CAS_INTMASK 0x0010 /* interrupt mask */
46 #define CAS_CLEAR_ALIAS 0x0014 /* clear mask alias */
47 #define CAS_STATUS_ALIAS 0x001c /* interrupt status alias */
48 #define CAS_ERROR_STATUS 0x1000 /* PCI error status */
49 #define CAS_ERROR_MASK 0x1004 /* PCI error mask */
50 #define CAS_BIM_CONF 0x1008 /* BIM configuration */
51 #define CAS_BIM_DIAG 0x100c /* BIM diagnostic */
[all …]
/freebsd/share/man/man4/
H A Diwlwififw.460 .It 0x8086 Ta 0x08b1 Ta any Ta 0x4070 Ta iwlwifi-7260
63 .It 0x8086 Ta 0x08b1 Ta any Ta 0x4072 Ta iwlwifi-7260
66 .It 0x8086 Ta 0x08b1 Ta any Ta 0x4170 Ta iwlwifi-7260
69 .It 0x808
[all...]
/freebsd/share/i18n/csmapper/KS/
H A DKSC5601HANGUL%UCS.src5 SRC_ZONE 0x24-0x48 / 0x21-0x7E / 8
7 DST_INVALID 0xFFFE
50 # egrep '^0x' < KSC5601.TXT | \
51 # egrep -v '^0x([8-9]...|A0..|..[4-9].|..A0)' | perl tab.pl
55 # $n=0;
60 # printf ("0x%04X 0x%04X %s\n",$k-0x8080, $u,join(' ',@rest));
65 # in hex as 0xXXXX
66 # Column #2 : the Unicode (in hex as 0xXXXX)
74 # To get EUC Korean(EUC-KR) code points, add 0x8080.
76 # first subtract 0x2020. Then
[all …]
H A DUCS%KSC5601HANGUL.src5 SRC_ZONE 0x3131 - 0xD79D
7 DST_INVALID 0xFFFF
50 # egrep '^0x' < KSC5601.TXT | \
51 # egrep -v '^0x([8-9]...|A0..|..[4-9].|..A0)' | perl tab.pl
55 # $n=0;
60 # printf ("0x%04X 0x%04X %s\n",$k-0x8080, $u,join(' ',@rest));
65 # in hex as 0xXXXX
66 # Column #2 : the Unicode (in hex as 0xXXXX)
74 # To get EUC Korean(EUC-KR) code points, add 0x8080.
76 # first subtract 0x2020. Then
[all …]
/freebsd/share/i18n/csmapper/JIS/
H A DUCS%JISX0212@MS.src5 SRC_ZONE 0x0000 - 0xFFFF
7 DST_INVALID 0xFFFF
11 0x0000 - 0xFFFF = INVALID
15 0x00A1 = 0x2242
16 0x00A4 = 0x2270
17 0x00A9 = 0x226D
18 0x00AA = 0x226C
19 0x00AE = 0x226E
20 0x00AF = 0x2234
21 0x00B8 = 0x2231
[all …]
H A DJISX0212@MS%UCS.src5 SRC_ZONE 0x21-0x7E / 0x21-0x7E / 8
7 DST_ILSEQ 0xFFFE
14 0x222F = 0x02D8
15 0x2230 = 0x02C7
16 0x2231 = 0x00B8
17 0x2232 = 0x02D9
18 0x2233 = 0x02DD
19 0x2234 = 0x00AF
20 0x2235 = 0x02DB
21 0x2236 = 0x02DA
[all …]
/freebsd/sys/contrib/edk2/
H A DMdePkg.dec17 DEC_SPECIFICATION = 0x00010005
145 …raryclass Provides services to access PCI Configuration Space using the I/O ports 0xCF8 and 0xCFC.
284 # GUID defined in UEFI2.1/UEFI2.0/EFI1.1
287 …gEfiGlobalVariableGuid = { 0x8BE4DF61, 0x93CA, 0x11D2, { 0xAA, 0x0D, 0x00, 0xE0, 0x98, 0x0…
290 …gEfiVT100PlusGuid = { 0x7BAEC70B, 0x57E0, 0x4C76, { 0x8E, 0x87, 0x2F, 0x9E, 0x28, 0x0…
293 …gEfiVT100Guid = { 0xDFA66065, 0xB419, 0x11D3, { 0x9A, 0x2D, 0x00, 0x90, 0x27, 0x3…
296 …gEfiPcAnsiGuid = { 0xE0C14753, 0xF9BE, 0x11D2, { 0x9A, 0x0C, 0x00, 0x90, 0x27, 0x3…
299 …gEfiVTUTF8Guid = { 0xAD15A0D6, 0x8BEC, 0x4ACF, { 0xA0, 0x73, 0xD0, 0x1D, 0xE7, 0x7…
302 …gEfiUartDevicePathGuid = { 0x37499a9d, 0x542f, 0x4c89, { 0xa0, 0x26, 0x35, 0xda, 0x14, 0x2…
305 …gEfiSasDevicePathGuid = { 0xd487ddb4, 0x008b, 0x11d9, { 0xaf, 0xdc, 0x00, 0x10, 0x83, 0xf…
[all …]

1234