/freebsd/sys/contrib/alpine-hal/ |
H A D | al_hal_pbs_regs.h | 60 /* [0x0] Conf_bus, Configuration of the SB */ 62 /* [0x4] PASW high */ 64 /* [0x8] PASW low */ 66 /* [0xc] PASW high */ 68 /* [0x10] PASW low */ 70 /* [0x14] PASW high */ 72 /* [0x18] PASW low */ 74 /* [0x1c] PASW high */ 76 /* [0x20] PASW low */ 78 /* [0x24] PASW high */ [all …]
|
/freebsd/sys/contrib/device-tree/src/powerpc/fsl/ |
H A D | p1024rdb.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 60 reg = <0x00080000 0x00380000>; 66 reg = <0x00400000 0x00b00000>; 74 reg = <0x00f00000 0x00100000>; 80 nand@1,0 { 85 reg = <0x1 0x0 0x40000>; [all …]
|
H A D | p2020rdb-pc.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 60 reg = <0x00080000 0x00380000>; 66 reg = <0x00400000 0x00b00000>; 74 reg = <0x00f00000 0x00100000>; 80 nand@1,0 { 85 reg = <0x1 0x0 0x40000>; [all …]
|
H A D | p1020rdb-pc.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 60 reg = <0x00080000 0x00380000>; 66 reg = <0x00400000 0x00b00000>; 74 reg = <0x00f00000 0x00100000>; 80 nand@1,0 { 85 reg = <0x1 0x0 0x40000>; [all …]
|
H A D | p1020rdb.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 61 reg = <0x00080000 0x00380000>; 68 reg = <0x00400000 0x00b00000>; 76 reg = <0x00f00000 0x00100000>; 82 nand@1,0 { 87 reg = <0x1 0x0 0x40000>; [all …]
|
H A D | p2020rdb.dts | 29 reg = <0 0xffe05000 0 0x1000>; 32 ranges = <0x0 0x0 0x0 0xef000000 0x01000000 33 0x1 0x0 0x0 0xffa00000 0x00040000 34 0x2 0x0 0x0 0xffb00000 0x00020000>; 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 61 reg = <0x00080000 0x00380000>; [all …]
|
H A D | p1021rdb-pc.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 60 reg = <0x00080000 0x00380000>; 66 reg = <0x00400000 0x00ac0000>; 73 reg = <0x00ec0000 0x00040000>; 82 reg = <0x00f00000 0x00100000>; 87 nand@1,0 { [all …]
|
H A D | p1010rdb-pa.dtsi | 36 partition@0 { 39 reg = <0x0 0x00100000>; 46 reg = <0x00100000 0x00100000>; 52 reg = <0x00200000 0x00400000>; 58 reg = <0x00600000 0x00400000>; 64 reg = <0x00a00000 0x00f00000>; 70 reg = <0x01900000 0x00700000>; 76 interrupts = <1 1 0 0>; 80 interrupts = <2 1 0 0>; 84 interrupts = <4 1 0 0>;
|
H A D | p1025rdb.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x1000000>; 44 partition@0 { 47 reg = <0x0 0x00040000>; 54 reg = <0x00040000 0x00040000>; 60 reg = <0x00080000 0x00380000>; 66 reg = <0x00400000 0x00b00000>; 74 reg = <0x00f00000 0x00100000>; 80 nand@1,0 { 85 reg = <0x1 0x0 0x40000>; [all …]
|
H A D | sbc8641d.dts | 20 reg = <0x00000000 0x20000000>; // 512M at 0x0 24 reg = <0xf8005000 0x1000>; 26 ranges = <0 0 0xff000000 0x01000000 // 16MB Boot flash 27 1 0 0xf0000000 0x00010000 // 64KB EEPROM 28 2 0 0xf1000000 0x00100000 // EPLD (1MB) 29 3 0 0xe0000000 0x04000000 // 64MB LB SDRAM (CS3) 30 4 0 0xe4000000 0x04000000 // 64MB LB SDRAM (CS4) 31 6 0 0xf4000000 0x00100000 // LCD display (1MB) 32 7 0 0xe8000000 0x04000000>; // 64MB OneNAND 34 flash@0,0 { [all …]
|
/freebsd/sys/dev/ath/ath_hal/ar5212/ |
H A D | ar5212desc.h | 32 uint32_t ds_ctl0; /* DMA control 0 */ 38 uint32_t status0;/* DMA status 0 */ 42 uint32_t status0;/* DMA status 0 */ 58 #define AR_FrameLen 0x00000fff /* frame length */ 60 #define AR_XmitPower 0x003f0000 /* transmit power control */ 62 #define AR_RTSCTSEnable 0x00400000 /* RTS/CTS protocol enable */ 63 #define AR_VEOL 0x00800000 /* virtual end-of-list */ 64 #define AR_ClearDestMask 0x01000000 /* Clear destination mask bit */ 65 #define AR_AntModeXmit 0x1e000000 /* TX antenna seslection */ 67 #define AR_TxInterReq 0x20000000 /* TX interrupt request */ [all …]
|
/freebsd/sys/arm/include/ |
H A D | vfp.h | 44 #define VFPSID_IMPLEMENTOR_MASK (0xff000000) 45 #define VFPSID_HARDSOFT_IMP (0x00800000) 48 #define VFPSID_SUBVERSION2_MASK (0x000f0000) /* version 1 and 2 */ 49 #define VFPSID_SUBVERSION3_MASK (0x007f0000) /* version 3 */ 50 #define VFP_ARCH1 0x0 51 #define VFP_ARCH2 0x1 52 #define VFP_ARCH3 0x2 54 #define VFPSID_PARTNUMBER_MASK (0x0000ff00) 56 #define VFPSID_VARIANT_MASK (0x000000f0) 57 #define VFPSID_REVISION_MASK 0x0f [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/st/ |
H A D | ste-db8500.dtsi | 8 operating-points = <998400 0 9 798720 0 10 399360 0 11 199680 0>; 22 reg = <0x06000000 0x00f00000>; 28 reg = <0x06f00000 0x00100000>; 34 reg = <0x07000000 0x01000000>; 48 reg = <0x17f00000 0x00100000>;
|
H A D | ste-db8520.dtsi | 8 operating-points = <1152000 0 9 798720 0 10 399360 0 11 199680 0>; 22 reg = <0x06000000 0x00f00000>; 28 reg = <0x06f00000 0x00100000>; 34 reg = <0x07000000 0x01000000>; 48 reg = <0x17f00000 0x00100000>;
|
/freebsd/sys/dev/bhnd/cores/pmu/ |
H A D | bhnd_pmureg.h | 29 (((_value) & _flag) != 0) 43 #define BHND_CLK_CTL_ST 0x1e0 /**< clock control and status */ 55 #define BHND_CCS_FORCEALP 0x00000001 /**< force ALP request */ 56 #define BHND_CCS_FORCEHT 0x00000002 /**< force HT request */ 57 #define BHND_CCS_FORCEILP 0x00000004 /**< force ILP request */ 58 #define BHND_CCS_FORCE_MASK 0x0000000F 60 #define BHND_CCS_ALPAREQ 0x00000008 /**< ALP Avail Request */ 61 #define BHND_CCS_HTAREQ 0x00000010 /**< HT Avail Request */ 62 #define BHND_CCS_AREQ_MASK 0x00000018 64 #define BHND_CCS_FORCEHWREQOFF 0x00000020 /**< Force HW Clock Request Off */ [all …]
|
/freebsd/sys/dev/ispfw/ |
H A D | asm_2700.h | 38 0x0501f06c, 0x00122000, 0x00100000, 0x00014f80, 39 0x00000009, 0x0000000c, 0x00000000, 0x785ad0d5, 40 0x00000040, 0x0000f206, 0x20434f50, 0x59524947, 41 0x48542032, 0x30323220, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x32377878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30, 45 0x30202024, 0x00000000, 0x0000002f, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00014f80, 0xffffffff, 0x00122004, [all …]
|
/freebsd/sys/dev/sound/pci/ |
H A D | emuxkireg.h | 50 #define EMU_PTR 0x00 51 #define EMU_PTR_CHNO_MASK 0x0000003f 52 #define EMU_PTR_ADDR_MASK 0x07ff0000 53 #define EMU_A_PTR_ADDR_MASK 0x0fff0000 55 #define EMU_DATA 0x04 57 #define EMU_IPR 0x08 58 #define EMU_IPR_RATETRCHANGE 0x01000000 59 #define EMU_IPR_FXDSP 0x00800000 60 #define EMU_IPR_FORCEINT 0x00400000 61 #define EMU_PCIERROR 0x00200000 [all …]
|
/freebsd/sys/dev/ath/ath_hal/ar5416/ |
H A D | ar5416desc.h | 29 #define _get_index(_ah) ( IS_5416V1(_ah) ? -4 : 0 ) 68 uint32_t ds_ctl0; /* DMA control 0 */ 104 #define AR_FrameLen 0x00000fff 105 #define AR_VirtMoreFrag 0x00001000 106 #define AR_TxCtlRsvd00 0x0000e000 107 #define AR_XmitPower 0x003f0000 109 #define AR_RTSEnable 0x00400000 110 #define AR_VEOL 0x00800000 111 #define AR_ClrDestMask 0x01000000 112 #define AR_TxCtlRsvd01 0x1e000000 [all …]
|
/freebsd/sys/contrib/device-tree/src/powerpc/ |
H A D | digsy_mtc.dts | 19 memory@0 { 20 reg = <0x00000000 0x02000000>; // 32MB 57 phy0: ethernet-phy@0 { 58 reg = <0>; 65 reg = <0x50>; 70 reg = <0x56>; 75 reg = <0x68>; 85 interrupt-map-mask = <0xf800 0 0 7>; 86 interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3 87 0xc000 0 0 2 &mpc5200_pic 0 0 3 [all …]
|
/freebsd/sys/dev/quicc/ |
H A D | quicc_core.c | 82 if (sipnr & 0x00f00000) in quicc_bfe_intr() 136 sc->sc_irid = 0; in quicc_bfe_attach() 182 resource_list_add(&qd->qd_rlist, sc->sc_rtype, 0, start, in quicc_bfe_attach() 185 resource_list_add(&qd->qd_rlist, SYS_RES_IRQ, 0, 0xf00, 0xf00, 1); in quicc_bfe_attach() 186 rle = resource_list_find(&qd->qd_rlist, SYS_RES_IRQ, 0); in quicc_bfe_attach() 194 quicc_write4(sc->sc_rres, QUICC_REG_SIMR_L, 0x00f00000); in quicc_bfe_attach() [all...] |
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/ |
H A D | MCSectionCOFF.h | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 40 mutable unsigned WinCFISectionID = ~0U; 47 /// section (Characteristics & IMAGE_SCN_LNK_COMDAT) != 0 60 assert((Characteristics & 0x00F00000) == 0 && in MCSectionCOFF() 82 if (WinCFISectionID == ~0U) in getOrAssignWinCFISectionID()
|
/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | fsl,imx6q-pcie.txt | 22 - fsl,tx-deemph-gen1: Gen1 De-emphasis value. Default: 0 23 - fsl,tx-deemph-gen2-3p5db: Gen2 (3.5db) De-emphasis value. Default: 0 70 reg = <0x01ffc000 0x04000>, 71 <0x01f00000 0x80000>; 76 ranges = <0x00000800 0 0x01f00000 0x01f00000 0 0x00080000 77 0x81000000 0 0 0x01f80000 0 0x00010000 78 0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; 83 interrupt-map-mask = <0 0 0 0x7>; 84 interrupt-map = <0 0 0 1 &intc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, 85 <0 0 0 2 &intc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
H A D | fsl,imx6q-pcie.yaml | 167 reg = <0x01ffc000 0x04000>, 168 <0x01f00000 0x80000>; 173 bus-range = <0x00 0xff>; 174 ranges = <0x81000000 0 0 0x01f80000 0 0x00010000>, 175 <0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; 180 interrupt-map-mask = <0 0 0 0x7>; 181 interrupt-map = <0 0 0 1 &gpc GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, 182 <0 0 0 2 &gpc GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, 183 <0 0 0 3 &gpc GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>, 184 <0 0 0 4 &gpc GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
|
/freebsd/contrib/bearssl/src/symcipher/ |
H A D | aes_ct_enc.c | 30 q[0] ^= sk[0]; in add_round_key() 45 for (i = 0; i < 8; i ++) { in shift_rows() 49 q[i] = (x & 0x000000FF) in shift_rows() 50 | ((x & 0x0000FC00) >> 2) | ((x & 0x00000300) << 6) in shift_rows() 51 | ((x & 0x00F00000) >> 4) | ((x & 0x000F0000) << 4) in shift_rows() 52 | ((x & 0xC0000000) >> 6) | ((x & 0x3F000000) << 2); in shift_rows() 68 q0 = q[0]; in mix_columns() 85 q[0] = q7 ^ r7 ^ r0 ^ rotr16(q0 ^ r0); in mix_columns()
|
/freebsd/sys/contrib/dev/rtw88/ |
H A D | phy.h | 96 RTW_DECL_TABLE_PHY_COND_CORE(name, cfg, 0) 121 if (chip->rfe_defs_size == 0) in rtw_get_rfe_def() 141 return 0; in rtw_check_supported_rfe() 168 #define MASKBYTE0 0xff 169 #define MASKBYTE1 0xff00 170 #define MASKBYTE2 0xff0000 171 #define MASKBYTE3 0xff000000 172 #define MASKHWORD 0xffff0000 173 #define MASKLWORD 0x0000ffff 174 #define MASKDWORD 0xffffffff [all …]
|