Home
last modified time | relevance | path

Searched refs:spread (Results 1 – 25 of 68) sorted by relevance

123

/linux/Documentation/devicetree/bindings/clock/ti/
H A Ddpll.txt43 "ssc-deltam" - DPLL supports spread spectrum clocking (SSC), contains
45 "ssc-modfreq" - DPLL supports spread spectrum clocking (SSC), contains
59 - ti,ssc-deltam : DPLL supports spread spectrum clocking, frequency
61 - ti,ssc-modfreq-hz : DPLL supports spread spectrum clocking, spread
63 - ti,ssc-downspread : DPLL supports spread spectrum clocking, boolean
/linux/Documentation/ABI/testing/
H A Dsysfs-platform-dptf134 (RO) Presents SSC (spread spectrum clock) information for EMI
140 [7:0] Sets clock spectrum spread percentage:
142 1 LSB = 0.1% increase in spread (for
144 1 LSB = 0.2% increase in spread (for
146 [8] When set to 1, enables spread
155 to spread waveform
/linux/Documentation/devicetree/bindings/regulator/
H A Dnvidia,tegra-regulators-coupling.txt40 regulator-coupled-max-spread = <170000 550000>;
50 regulator-coupled-max-spread = <170000 550000>;
60 regulator-coupled-max-spread = <550000 550000>;
/linux/Documentation/misc-devices/
H A Dics932s401.rst25 frequency. If spread spectrum mode is enabled, the driver also reports by what
26 percent the clock signal is being spread, which should be between 0 and -0.5%.
/linux/lib/zstd/common/
H A Dfse_decompress.c64 BYTE* spread = (BYTE*)(symbolNext + maxSymbolValue + 1); in FSE_buildDTable_internal() local
109 MEM_write64(spread + pos, sv); in FSE_buildDTable_internal()
111 MEM_write64(spread + pos + i, sv); in FSE_buildDTable_internal()
130 tableDecode[uPosition].symbol = spread[s + u]; in FSE_buildDTable_internal()
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3588-evb2-v10.dts312 regulator-coupled-max-spread = <10000>;
366 regulator-coupled-max-spread = <10000>;
616 regulator-coupled-max-spread = <10000>;
630 regulator-coupled-max-spread = <10000>;
644 regulator-coupled-max-spread = <10000>;
670 regulator-coupled-max-spread = <10000>;
685 regulator-coupled-max-spread = <10000>;
711 regulator-coupled-max-spread = <10000>;
H A Drk3588-evb1-v10.dts744 regulator-coupled-max-spread = <10000>;
798 regulator-coupled-max-spread = <10000>;
1048 regulator-coupled-max-spread = <10000>;
1062 regulator-coupled-max-spread = <10000>;
1076 regulator-coupled-max-spread = <10000>;
1102 regulator-coupled-max-spread = <10000>;
1117 regulator-coupled-max-spread = <10000>;
1143 regulator-coupled-max-spread = <10000>;
H A Drk3588s-evb1-v10.dts847 regulator-coupled-max-spread = <10000>;
862 regulator-coupled-max-spread = <10000>;
877 regulator-coupled-max-spread = <10000>;
906 regulator-coupled-max-spread = <10000>;
922 regulator-coupled-max-spread = <10000>;
950 regulator-coupled-max-spread = <10000>;
/linux/arch/arm/boot/dts/nvidia/
H A Dtegra30-asus-nexus7-grouper-ti-pmic.dtsi57 regulator-coupled-max-spread = <300000>;
134 regulator-coupled-max-spread = <300000>;
H A Dtegra30-asus-nexus7-grouper-maxim-pmic.dtsi70 regulator-coupled-max-spread = <300000>;
83 regulator-coupled-max-spread = <300000>;
H A Dtegra20-ventana.dts407 regulator-coupled-max-spread = <170000 550000>;
419 regulator-coupled-max-spread = <550000 550000>;
447 regulator-coupled-max-spread = <170000 550000>;
H A Dtegra20-paz00.dts362 regulator-coupled-max-spread = <170000 550000>;
373 regulator-coupled-max-spread = <550000 550000>;
400 regulator-coupled-max-spread = <170000 550000>;
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8390-grinn-genio-som.dtsi87 regulator-coupled-max-spread = <6250>;
111 regulator-coupled-max-spread = <6250>;
H A Dmt8183-evb.dts146 regulator-coupled-max-spread = <100000>;
154 regulator-coupled-max-spread = <100000>;
/linux/lib/zstd/compress/
H A Dfse_compress.c121 …BYTE* const spread = tableSymbol + tableSize; /* size = tableSize + 8 (may write beyond tableSize)… in FSE_buildCTable_wksp() local
129 MEM_write64(spread + pos, sv); in FSE_buildCTable_wksp()
131 MEM_write64(spread + pos + i, sv); in FSE_buildCTable_wksp()
149 tableSymbol[uPosition] = spread[s + u]; in FSE_buildCTable_wksp()
/linux/Documentation/driver-api/media/drivers/
H A Drkisp1.rst22 reached much market spread.
/linux/Documentation/admin-guide/device-mapper/
H A Dswitch.rst22 is created it is spread across multiple members. The details of the
44 spread with an address region size on the order of 10s of MBs, which
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6q-cubox-i-som-v15.dts58 fsl,no-spread-spectrum;
H A Dimx6q-cubox-i.dts58 fsl,no-spread-spectrum;
H A Dimx6q-cubox-i-emmc-som-v15.dts59 fsl,no-spread-spectrum;
H A Dimx6q-hummingboard2-emmc-som-v15.dts62 fsl,no-spread-spectrum;
H A Dimx6q-hummingboard2.dts60 fsl,no-spread-spectrum;
H A Dimx6q-hummingboard2-som-v15.dts61 fsl,no-spread-spectrum;
/linux/drivers/gpu/drm/bridge/
H A Dtc358767.c364 bool spread; member
572 if (tc->link.spread) in tc_srcctrl()
869 tc->link.spread = reg & DP_MAX_DOWNSPREAD_0_5; in tc_get_display_props()
889 tc->link.spread ? "0.5%" : "0.0%", in tc_get_display_props()
1116 (tc->link.spread ? DP0_SRCCTRL_SSCG : 0) | in tc_main_link_enable()
1202 tmp[0] = tc->link.spread ? DP_SPREAD_AMP_0_5 : 0x00; in tc_main_link_enable()
/linux/Documentation/admin-guide/cgroup-v1/
H A Dcpusets.rst25 1.6 What is memory spread ?
181 - cpuset.memory_spread_page flag: if set, spread page cache evenly on allowed nodes
319 1.6 What is memory spread ?
327 the kernel will spread the file system buffers (page cache) evenly
332 then the kernel will spread some file system related slab caches,
345 When new cpusets are created, they inherit the memory spread settings
349 or slab caches to ignore the task's NUMA mempolicy and be spread
352 their containing task's memory spread settings. If memory spreading
383 to access large file system data sets that need to be spread across

123