| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
| H A D | dcn201_resource.c | 551 static const struct dccg_registers dccg_regs = { variable
1224 pool->base.dccg = dccg201_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn201_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/ |
| H A D | dcn35_resource.c | 522 static struct dccg_registers dccg_regs; variable
1884 #define REG_STRUCT dccg_regs in dcn35_resource_construct()
2051 pool->base.dccg = dccg35_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn35_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn36/ |
| H A D | dcn36_resource.c | 509 static struct dccg_registers dccg_regs; variable
1854 #define REG_STRUCT dccg_regs in dcn36_resource_construct()
2021 pool->base.dccg = dccg35_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn36_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn321/ |
| H A D | dcn321_resource.c | 508 static struct dccg_registers dccg_regs; variable
1701 #define REG_STRUCT dccg_regs in dcn321_resource_construct()
1887 pool->base.dccg = dccg32_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn321_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/ |
| H A D | dcn351_resource.c | 502 static struct dccg_registers dccg_regs; variable
1857 #define REG_STRUCT dccg_regs in dcn351_resource_construct()
2023 pool->base.dccg = dccg35_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn351_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn303/ |
| H A D | dcn303_resource.c | 1149 static const struct dccg_registers dccg_regs = { variable
1315 pool->dccg = dccg30_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn303_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn302/ |
| H A D | dcn302_resource.c | 1205 static const struct dccg_registers dccg_regs = { variable
1383 pool->dccg = dccg30_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn302_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
| H A D | dcn21_resource.c | 225 static const struct dccg_registers dccg_regs = { variable
1552 pool->base.dccg = dccg21_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn21_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
| H A D | dcn301_resource.c | 586 static const struct dccg_registers dccg_regs = { variable
1584 pool->base.dccg = dccg301_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn301_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/ |
| H A D | dcn32_resource.c | 512 static struct dccg_registers dccg_regs; variable
2198 #define REG_STRUCT dccg_regs in dcn32_resource_construct()
2388 pool->base.dccg = dccg32_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn32_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn314/ |
| H A D | dcn314_resource.c | 667 static const struct dccg_registers dccg_regs = { variable
2007 pool->base.dccg = dccg314_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn314_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/ |
| H A D | dcn316_resource.c | 654 static const struct dccg_registers dccg_regs = { variable
1912 pool->base.dccg = dccg31_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn316_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/ |
| H A D | dcn31_resource.c | 660 static const struct dccg_registers dccg_regs = { variable
2088 pool->base.dccg = dccg31_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn31_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/ |
| H A D | dcn315_resource.c | 659 static const struct dccg_registers dccg_regs = { variable
2038 pool->base.dccg = dccg31_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn315_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn30/ |
| H A D | dcn30_resource.c | 615 static const struct dccg_registers dccg_regs = { variable
2470 pool->base.dccg = dccg30_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn30_resource_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn20/ |
| H A D | dcn20_resource.c | 671 static const struct dccg_registers dccg_regs = { variable
2580 pool->base.dccg = dccg2_create(ctx, &dccg_regs, &dccg_shift, &dccg_mask); in dcn20_resource_construct()
|