| /linux/arch/powerpc/kernel/ |
| H A D | cpu_setup_6xx.S | 214 cmpwi cr0,r10,7 217 cror 4*cr0+eq,4*cr0+eq,4*cr1+eq 218 cror 4*cr0+eq,4*cr0+eq,4*cr2+eq 362 cmplwi cr0,r3,0x8000 /* 7450 */ 373 cror 4*cr0+eq,4*cr0+eq,4*cr3+eq 374 cror 4*cr0+eq,4*cr0+eq,4*cr4+eq 375 cror 4*cr0+eq,4*cr0+eq,4*cr1+eq 376 cror 4*cr0+eq,4*cr0+eq,4*cr5+eq 377 cror 4*cr0+eq,4*cr0+eq,4*cr7+eq 402 cmpwi cr0,r3,0x0200 [all …]
|
| /linux/arch/powerpc/kernel/vdso/ |
| H A D | getcpu.S | 22 PPC_LCMPI cr0,r3,0 26 beq cr0,1f 28 1: crclr cr0*4+so 38 cmpwi cr0, r3, 0 41 beq cr0, 1f 44 crclr cr0*4+so
|
| /linux/drivers/input/touchscreen/ |
| H A D | mc13783_ts.c | 69 int cr0, cr1; in mc13783_ts_report_sample() local 81 cr0 = (priv->sample[2] >> 12) & 0xfff; in mc13783_ts_report_sample() 86 x0, x1, x2, y0, y1, y2, cr0, cr1); in mc13783_ts_report_sample() 91 cr0 = (cr0 + cr1) / 2; in mc13783_ts_report_sample() 93 if (!cr0 || !sample_tolerance || in mc13783_ts_report_sample() 97 if (cr0) { in mc13783_ts_report_sample() 102 x1, y1, 0x1000 - cr0); in mc13783_ts_report_sample() 109 cr0 ? 0x1000 - cr0 : cr0); in mc13783_ts_report_sample() 110 input_report_key(idev, BTN_TOUCH, cr0); in mc13783_ts_report_sample()
|
| /linux/tools/testing/selftests/powerpc/stringloops/ |
| H A D | memcmp_64.S | 176 cmpld cr0,rA,rB 178 bne cr0,.LcmpAB_lightweight 204 cmpld cr0,rA,rB 207 bne cr0,.LcmpAB_lightweight 234 cmpld cr0,rA,rB 235 bne cr0,.LcmpAB_lightweight 278 cmpld cr0,rA,rB 296 bne cr0,.LcmpAB 300 cmpld cr0,rA,rB 323 bne cr0,.LcmpAB [all …]
|
| /linux/arch/powerpc/lib/ |
| H A D | memcmp_64.S | 176 cmpld cr0,rA,rB 178 bne cr0,.LcmpAB_lightweight 204 cmpld cr0,rA,rB 207 bne cr0,.LcmpAB_lightweight 234 cmpld cr0,rA,rB 235 bne cr0,.LcmpAB_lightweight 278 cmpld cr0,rA,rB 296 bne cr0,.LcmpAB 300 cmpld cr0,rA,rB 323 bne cr0,.LcmpAB [all …]
|
| H A D | string_32.S | 26 cmplwi cr0, r4, 4 69 7: cmpwi cr0, r4, 0
|
| /linux/arch/x86/realmode/rm/ |
| H A D | reboot.S | 32 movl %cr0, %eax 34 movl %eax, %cr0 99 movl %cr0, %edx 102 movl %edx, %cr0 104 movl %cr0, %edx 110 movl %edx, %cr0
|
| H A D | wakeup_asm.S | 52 movl %cr0, %eax 54 movl %eax, %cr0 64 movl %eax, %cr0 132 movl %ecx, %cr0
|
| /linux/arch/powerpc/mm/nohash/ |
| H A D | tlb_low_64e.S | 147 cmpldi cr0,r14,0 155 cmpdi cr0,r14,0 161 cmpdi cr0,r14,0 167 cmpdi cr0,r14,0 242 cmpldi cr0,r15,0 /* Check for user region */ 292 crmove cr2*4+2,cr0*4+2 /* cr2.eq != 0 if kernel address */ 386 cmpldi cr0,r14,0 393 cmpdi cr0,r14,0 399 cmpdi cr0,r14,0 404 cmpdi cr0,r14,0 [all …]
|
| /linux/arch/x86/boot/ |
| H A D | cpuflags.c | 17 unsigned long cr0; in has_fpu() local 19 asm volatile("mov %%cr0,%0" : "=r" (cr0)); in has_fpu() 20 if (cr0 & (X86_CR0_EM|X86_CR0_TS)) { in has_fpu() 21 cr0 &= ~(X86_CR0_EM|X86_CR0_TS); in has_fpu() 22 asm volatile("mov %0,%%cr0" : : "r" (cr0)); in has_fpu()
|
| H A D | pmjump.S | 37 movl %cr0, %edx 39 movl %edx, %cr0
|
| /linux/drivers/spi/ |
| H A D | spi-dw-core.c | 31 u32 cr0; member 300 u32 cr0 = 0; in dw_spi_prepare_cr0() local 304 cr0 |= FIELD_PREP(DW_PSSI_CTRLR0_FRF_MASK, DW_SPI_CTRLR0_FRF_MOTO_SPI); in dw_spi_prepare_cr0() 312 cr0 |= DW_PSSI_CTRLR0_SCPOL; in dw_spi_prepare_cr0() 314 cr0 |= DW_PSSI_CTRLR0_SCPHA; in dw_spi_prepare_cr0() 318 cr0 |= DW_PSSI_CTRLR0_SRL; in dw_spi_prepare_cr0() 321 cr0 |= FIELD_PREP(DW_HSSI_CTRLR0_FRF_MASK, DW_SPI_CTRLR0_FRF_MOTO_SPI); in dw_spi_prepare_cr0() 329 cr0 |= DW_HSSI_CTRLR0_SCPOL; in dw_spi_prepare_cr0() 331 cr0 |= DW_HSSI_CTRLR0_SCPHA; in dw_spi_prepare_cr0() 335 cr0 |= DW_HSSI_CTRLR0_SRL; in dw_spi_prepare_cr0() [all …]
|
| /linux/arch/x86/platform/efi/ |
| H A D | efi_stub_32.S | 36 movl %cr0, %edx 38 movl %edx, %cr0 53 movl %cr0, %edx 55 movl %edx, %cr0
|
| /linux/drivers/clk/renesas/ |
| H A D | rcar-gen4-cpg.c | 86 u32 cr0 = readl(pll_clk->pllcr0_reg); in cpg_pll_8_25_clk_recalc_rate() local 90 ni = (FIELD_GET(CPG_PLLxCR0_NI8, cr0) + 1) * 2; in cpg_pll_8_25_clk_recalc_rate() 92 if (cr0 & CPG_PLLxCR0_SSMODE_FM) { in cpg_pll_8_25_clk_recalc_rate() 105 u32 cr0 = readl(pll_clk->pllcr0_reg); in cpg_pll_8_25_clk_determine_rate() local 114 if (cr0 & CPG_PLLxCR0_SSMODE_FM) { in cpg_pll_8_25_clk_determine_rate() 139 u32 cr0 = readl(pll_clk->pllcr0_reg); in cpg_pll_8_25_clk_set_rate() local 143 if (cr0 & CPG_PLLxCR0_SSMODE_FM) { in cpg_pll_8_25_clk_set_rate() 163 if (cr0 & CPG_PLLxCR0_SSMODE_FM) in cpg_pll_8_25_clk_set_rate() 200 u32 cr0 = readl(pll_clk->pllcr0_reg); in cpg_pll_9_24_clk_recalc_rate() local 204 ni = FIELD_GET(CPG_PLLxCR0_NI9, cr0) + 1; in cpg_pll_9_24_clk_recalc_rate() [all …]
|
| /linux/arch/powerpc/purgatory/ |
| H A D | trampoline_64.S | 57 cmpdi %cr0, %r3, 0 61 cmpdi %cr0, %r5, 0 70 cmpld %cr0, %r6, %r5 84 cmpwi %cr0,%r6,2 /* v2 or later? */
|
| /linux/tools/testing/selftests/kvm/x86/ |
| H A D | set_sregs_test.c | 103 sregs.cr0 &= ~(X86_CR0_CD | X86_CR0_NW); in test_cr_bits() 133 TEST_INVALID_SREG_BIT(vcpu, cr0, sregs, BIT(i)); in main() 136 TEST_INVALID_SREG_BIT(vcpu, cr0, sregs, X86_CR0_NW); in main() 137 TEST_INVALID_SREG_BIT(vcpu, cr0, sregs, X86_CR0_PG); in main()
|
| /linux/arch/arm/mach-sa1100/ |
| H A D | ssp.c | 160 ssp->cr0 = Ser4SSCR0; in ssp_save_state() 176 Ser4SSCR0 = ssp->cr0 & ~SSCR0_SSE; in ssp_restore_state() 178 Ser4SSCR0 = ssp->cr0; in ssp_restore_state()
|
| /linux/arch/x86/kernel/cpu/mtrr/ |
| H A D | cyrix.c | 139 u32 cr0; in prepare_set() local 151 cr0 = read_cr0() | X86_CR0_CD; in prepare_set() 153 write_cr0(cr0); in prepare_set()
|
| /linux/tools/testing/selftests/powerpc/math/ |
| H A D | fpu_asm.S | 82 fcmpu cr0, i, f31 // compare 83 bne cr0, 1f // bail if mismatch 91 fcmpu cr0, f30, f31 // compare 92 bne cr0, 1f // bail if mismatch
|
| /linux/include/xen/interface/hvm/ |
| H A D | hvm_vcpu.h | 23 uint32_t cr0; member 86 uint64_t cr0; member
|
| /linux/arch/x86/hyperv/ |
| H A D | hv_trampoline.S | 63 movl %cr0, %eax 65 movl %eax, %cr0
|
| /linux/arch/powerpc/boot/ |
| H A D | 4xx.c | 321 u32 cr0 = mfdcr(DCRN_CPC0_CR0); in ibm440gp_fixup_clocks() local 351 if (cr0 & CPC0_CR0_U0EC) in ibm440gp_fixup_clocks() 356 uart0 = plb / CPC0_CR0_UDIV(cr0); in ibm440gp_fixup_clocks() 358 if (cr0 & CPC0_CR0_U1EC) in ibm440gp_fixup_clocks() 363 uart1 = plb / CPC0_CR0_UDIV(cr0); in ibm440gp_fixup_clocks()
|
| /linux/tools/testing/selftests/kvm/lib/x86/ |
| H A D | vmx.c | 132 unsigned long cr0; in prepare_for_vmx_operation() 140 __asm__ __volatile__("mov %%cr0, %0" : "=r"(cr0) : : "memory"); in prepare_for_vmx_operation() 141 cr0 &= rdmsr(MSR_IA32_VMX_CR0_FIXED1); in prepare_for_vmx_operation() 142 cr0 |= rdmsr(MSR_IA32_VMX_CR0_FIXED0); in prepare_for_vmx_operation() 143 __asm__ __volatile__("mov %0, %%cr0" : : "r"(cr0) : "memory"); in prepare_for_vmx_operation() 130 unsigned long cr0; prepare_for_vmx_operation() local
|
| /linux/tools/testing/selftests/net/netfilter/ |
| H A D | nft_interface_stress.sh | 24 ip -net $nsc link add cr0 type veth peer name rc0 netns $nsr 25 ip -net $nsc addr add 10.0.0.1/24 dev cr0 26 ip -net $nsc link set cr0 up
|
| /linux/arch/arm/mach-mvebu/ |
| H A D | pmsu_ll.S | 16 mrc p15, 0, r0, cr0, cr0, 5 @ get the CPU ID
|