Home
last modified time | relevance | path

Searched refs:Processors (Results 1 – 25 of 32) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/TargetParser/
H A DX86TargetParser.cpp254 constexpr ProcInfo Processors[] = { variable
438 for (const auto &P : Processors) in parseArchX86()
454 for (const auto &P : Processors) in fillValidCPUArchList()
462 for (const ProcInfo &P : Processors) in fillValidTuneCPUList()
472 for (const auto &P : Processors) { in getKeyFeature()
647 auto I = llvm::find_if(Processors, in getFeaturesForCPU()
649 assert(I != std::end(Processors) && "Processor not found!"); in getFeaturesForCPU()
720 auto I = llvm::find_if(Processors, in getCPUDispatchMangling()
722 assert(I != std::end(Processors) && "Processor not found!"); in getCPUDispatchMangling()
728 auto I = llvm::find_if(Processors, in validateCPUSpecificCPUDispatch()
[all …]
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DARMTargetDefEmitter.cpp252 llvm::StringSet<> Processors; in EmitARMTargetDef() local
254 Processors.insert(Rec->getValueAsString("Name")); in EmitARMTargetDef()
260 if (!Processors.contains(Alias)) in EmitARMTargetDef()
263 if (Processors.contains(Name)) in EmitARMTargetDef()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetPfmCounters.td62 // Processors can define how to measure cycles by defining a CycleCounter.
64 // Processors can define how to measure uops by defining a UopsCounter.
66 // Processors can define how to measure issued uops by defining IssueCounters.
/freebsd/sys/contrib/device-tree/src/arm/intel/ixp/
H A Dintel-ixp43x.dtsi3 * Device Tree file for Intel XScale Network Processors
H A Dintel-ixp42x.dtsi3 * Device Tree file for Intel XScale Network Processors
H A Dintel-ixp45x-ixp46x.dtsi3 * Device Tree file for Intel XScale Network Processors
H A Dintel-ixp4xx-reference-design.dtsi4 * XScale Network Processors in the IXP 4xx series. Common device
H A Dintel-ixp4xx.dtsi3 * Device Tree file for Intel XScale Network Processors
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dtwl4030-madc.txt14 by Co-Processors (e.g. a modem).
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVFeatures.td662 "'Zve32x' (Vector Extensions for Embedded Processors "
669 "'Zve32f' (Vector Extensions for Embedded Processors "
675 "'Zve64x' (Vector Extensions for Embedded Processors "
681 "'Zve64f' (Vector Extensions for Embedded Processors "
687 "'Zve64d' (Vector Extensions for Embedded Processors "
693 "'V' (Vector Extension for Application Processors)",
855 "'V' (Vector Extension for Application Processors), 'Zve32x' "
856 "(Vector Extensions for Embedded Processors)">;
860 "'V' (Vector Extension for Application Processors) or 'Zve64x' "
861 "(Vector Extensions for Embedded Processors)">;
[all …]
H A DRISCVProcessors.td1 //===-- RISCVProcessors.td - RISC-V Processors -------------*- tablegen -*-===//
/freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/
H A DDirectX.td28 // DirectX Processors supported.
/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Dintel,ixp4xx-gpio.txt1 Intel IXP4xx XScale Networking Processors GPIO
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Darm,malidp.txt3 The following bindings apply to a family of Display Processors sold as
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64.td52 // AArch64 Processors supported.
H A DAArch64Processors.td1 //=- AArch64Processors.td - Describe AArch64 Processors ------*- tablegen -*-=//
1159 // Cavium ThunderX/ThunderX T8X Processors
1168 // Cavium ThunderX2T9X Processors. Formerly Broadcom Vulcan.
1171 // Marvell ThunderX3T110 Processors.
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssembly.td100 // WebAssembly Processors supported.
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ScheduleBtVer2.td11 // Optimization Guide for AMD Family 16h Processors & Instruction Latency appendix.
69 // Reference: "Software Optimization Guide for AMD Family 16h Processors"
862 // 15h Processors".
H A DX86ScheduleZnver1.td101 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
111 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
116 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
H A DX86ScheduleZnver2.td102 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
112 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
117 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
H A DX86.td1458 // AMD Zen Processors common ISAs
1942 // Close to the AVX-512 level implemented by Xeon Scalable Processors.
/freebsd/contrib/file/magic/Magdir/
H A Dsysex71 >1 byte 0x0d ADA Signal Processors Inc.
H A Dwordprocessors6 ####### PWP file format used on Smith Corona Personal Word Processors:
/freebsd/lib/libomp/
H A Dkmp_i18n_default.inc190 "%1$s: affinity only supported for Intel(R) Architecture Processors.",
/freebsd/contrib/llvm-project/openmp/runtime/src/i18n/
H A Den_US.txt235 OBSOLETE "%1$s: affinity only supported for Intel(R) Architecture Processors."

12