Home
last modified time | relevance | path

Searched refs:Processors (Results 1 – 25 of 33) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/TargetParser/
H A DX86TargetParser.cpp266 constexpr ProcInfo Processors[] = { variable
452 for (const auto &P : Processors) in parseArchX86()
468 for (const auto &P : Processors) in fillValidCPUArchList()
476 for (const ProcInfo &P : Processors) in fillValidTuneCPUList()
486 for (const auto &P : Processors) { in getKeyFeature()
671 auto I = llvm::find_if(Processors, in getFeaturesForCPU()
673 assert(I != std::end(Processors) && "Processor not found!"); in getFeaturesForCPU()
744 auto I = llvm::find_if(Processors, in getCPUDispatchMangling()
746 assert(I != std::end(Processors) && "Processor not found!"); in getCPUDispatchMangling()
752 auto I = llvm::find_if(Processors, in validateCPUSpecificCPUDispatch()
[all …]
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Basic/
H A DARMTargetDefEmitter.cpp268 llvm::StringSet<> Processors; in emitARMTargetDef() local
270 Processors.insert(Rec->getValueAsString("Name")); in emitARMTargetDef()
276 if (!Processors.contains(Alias)) in emitARMTargetDef()
279 if (Processors.contains(Name)) in emitARMTargetDef()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetPfmCounters.td62 // Processors can define how to measure cycles by defining a CycleCounter.
64 // Processors can define how to measure uops by defining a UopsCounter.
66 // Processors can define how to measure issued uops by defining IssueCounters.
/freebsd/sys/contrib/device-tree/src/arm/intel/ixp/
H A Dintel-ixp43x.dtsi3 * Device Tree file for Intel XScale Network Processors
H A Dintel-ixp42x.dtsi3 * Device Tree file for Intel XScale Network Processors
H A Dintel-ixp45x-ixp46x.dtsi3 * Device Tree file for Intel XScale Network Processors
H A Dintel-ixp4xx-reference-design.dtsi4 * XScale Network Processors in the IXP 4xx series. Common device
H A Dintel-ixp4xx.dtsi3 * Device Tree file for Intel XScale Network Processors
/freebsd/sys/contrib/device-tree/Bindings/iio/adc/
H A Dtwl4030-madc.txt14 by Co-Processors (e.g. a modem).
/freebsd/contrib/llvm-project/llvm/lib/Target/DirectX/
H A DDirectX.td28 // DirectX Processors supported.
/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Dintel,ixp4xx-gpio.txt1 Intel IXP4xx XScale Networking Processors GPIO
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx93-phyboard-nash-peb-wlbt-07.dtso34 * Application Processors Data Sheet, Rev. 3, page 60 for more details.
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVFeatures.td643 "Vector Extensions for Embedded Processors "
651 "Vector Extensions for Embedded Processors "
658 "Vector Extensions for Embedded Processors "
665 "Vector Extensions for Embedded Processors "
672 "Vector Extensions for Embedded Processors "
679 "Vector Extension for Application Processors",
857 "'V' (Vector Extension for Application Processors), 'Zve32x' "
858 "(Vector Extensions for Embedded Processors)">;
862 "'V' (Vector Extension for Application Processors) or 'Zve64x' "
863 "(Vector Extensions for Embedded Processors)">;
[all …]
H A DRISCVProcessors.td1 //===-- RISCVProcessors.td - RISC-V Processors -------------*- tablegen -*-===//
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Darm,malidp.txt3 The following bindings apply to a family of Display Processors sold as
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64.td52 // AArch64 Processors supported.
H A DAArch64Processors.td1 //=- AArch64Processors.td - Describe AArch64 Processors ------*- tablegen -*-=//
1242 // Cavium ThunderX/ThunderX T8X Processors
1251 // Cavium ThunderX2T9X Processors. Formerly Broadcom Vulcan.
1254 // Marvell ThunderX3T110 Processors.
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssembly.td112 // WebAssembly Processors supported.
/freebsd/crypto/openssl/doc/man3/
H A DOPENSSL_riscvcap.pod123 Vector Extension for Application Processors
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ScheduleBtVer2.td11 // Optimization Guide for AMD Family 16h Processors & Instruction Latency appendix.
69 // Reference: "Software Optimization Guide for AMD Family 16h Processors"
862 // 15h Processors".
H A DX86ScheduleZnver2.td102 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
112 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
117 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
H A DX86ScheduleZnver1.td101 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
111 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
116 // Reference: "Software Optimization Guide for AMD Family 17h Processors"
H A DX86.td1514 // AMD Zen Processors common ISAs
2000 // Close to the AVX-512 level implemented by Xeon Scalable Processors.
/freebsd/contrib/file/magic/Magdir/
H A Dsysex71 >1 byte 0x0d ADA Signal Processors Inc.
/freebsd/lib/libomp/
H A Dkmp_i18n_default.inc190 "%1$s: affinity only supported for Intel(R) Architecture Processors.",

12