Home
last modified time | relevance | path

Searched refs:CheckAll (Results 1 – 15 of 15) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SchedPredNeoverse.td18 CheckAll<[CheckShiftLSL,
23 CheckAll<[
38 CheckAll<[CheckOpcode<[
51 CheckAll<[CheckOpcode<
62 CheckAll<[CheckOpcode<[MOVZWi, MOVZXi]>,
70 CheckAll<[CheckOpcode<[ORRWrs, ORRXrs]>,
71 CheckAll<[CheckIsReg1Zero,
77 CheckAll<[CheckOpcode<[FMOVWHr, FMOVXHr,
82 CheckAll<[CheckOpcode<[MOVID, MOVIv2d_ns]>,
H A DAArch64SchedPredExynos.td18 CheckAll<
29 CheckAll<[CheckOpcode<[BLR]>,
40 CheckAll<
85 CheckAll<
H A DAArch64SchedPredicates.td65 def CheckIsReg#I#Zero : CheckAll<
270 CheckAll<
289 CheckAll<
303 CheckAll<
317 CheckAll<
336 CheckAll<
344 CheckAll<[CheckOpcode<[EXTRWrri, EXTRXrri]>,
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86SchedPredicates.td23 def ZeroIdiomVPERMPredicate : CheckAll<[
30 def IsThreeOperandsLEAPredicate: CheckAll<[
41 CheckAll<[
125 def IsAtomicCompareAndSwap_8 : CheckAll<[
130 def IsAtomicCompareAndSwap : CheckAll<[
135 def IsAtomicCompareAndSwap8B : CheckAll<[
140 def IsAtomicCompareAndSwap16B : CheckAll<[
H A DX86ScheduleBtVer2.td947 CheckAll<[
H A DX86ScheduleBdVer2.td562 CheckAll<[
H A DX86SchedHaswell.td1859 CheckAll<[
H A DX86ScheduleZnver3.td589 CheckAll<[
H A DX86ScheduleZnver4.td600 CheckAll<[
/freebsd/sys/dev/pms/RefTisa/sallsdk/spc/
H A Dsatimer.c142 saRoot->CheckAll++; in saTimerTick()
149 saRoot->CheckAll, in saTimerTick()
155 saRoot->CheckAll, in saTimerTick()
166 saRoot->CheckAll, in saTimerTick()
174 if( saRoot->CheckAll > 1) in saTimerTick()
196 if(saRoot->CheckAll ) in saTimerTick()
H A Dsatypes.h335 bit32 CheckAll; member
H A Dsaint.c872 else if (saRoot->CheckAll) in saDelayedInterruptHandler()
895 else if (saRoot->CheckAll) in saDelayedInterruptHandler()
905 saRoot->CheckAll = 0; in saDelayedInterruptHandler()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetMacroFusion.td145 CheckAll<!listconcat(
148 CheckAll<!listconcat(
H A DTargetInstrPredicate.td16 // def MCInstPredicateExample : CheckAll<[
24 // The `CheckAll` from the example defines a composition of three different
220 // A sequence of predicates. It is used as the base class for CheckAll, and
227 class CheckAll<list<MCInstPredicate> Sequence>
239 : CheckAll<[CheckImmOperandGE<Index, Start>, CheckImmOperandLE<Index, End>]>;
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA57.td24 def IsCPSRDefinedAndPredicated : CheckAll<[IsCPSRDefined, IsPredicated]>;
36 class Am3NegativeRegOffset<int n> : MCSchedPredicate<CheckAll<[
48 CheckAll<[