Home
last modified time | relevance | path

Searched full:workaround (Results 1 – 25 of 951) sorted by relevance

12345678910>>...39

/linux/arch/arm64/
H A DKconfig434 The workaround forces KVM to explicitly set VTCR_EL2.HA to 0,
474 The workaround promotes data cache clean instructions to
476 Please note that this does not necessarily enable the workaround,
496 The workaround promotes data cache clean instructions to
498 Please note that this does not necessarily enable the workaround,
519 The workaround promotes data cache clean instructions to
522 workaround, as it depends on the alternative framework, which will
541 The workaround promotes data cache clean instructions to
543 Please note that this does not necessarily enable the workaround,
559 The workaround is to promote device loads to use Load-Acquire
[all …]
/linux/arch/arm/
H A DKconfig534 Workaround:
555 recommended workaround.
561 This option enables the workaround for the 430973 Cortex-A8
568 The workaround enables the BTB/BTAC operations by setting ACTLR.IBE
578 This option enables the workaround for the 458693 Cortex-A8 (r2p0)
582 hazard might then cause a processor deadlock. The workaround enables
594 This option enables the workaround for the 460075 Cortex-A8 (r2p0)
598 workaround disables the write-allocate mode for the L2 cache via the
609 This option enables the workaround for the 742230 Cortex-A9
612 ordering of the two writes. This workaround sets a specific bit in
[all …]
/linux/Documentation/sound/hd-audio/
H A Dmodels.rst36 Inverted internal mic workaround
57 Inverted internal mic workaround
70 Enable ALC269(VA) digital mic workaround
72 Enable ALC271X digital mic workaround
74 Inverted internal mic workaround
220 Workaround for speaker noise on Lenovo machines
224 Workaround for speaker noise on Dell machines
234 Speaker pin routing workaround on ALC298
298 Inverted internal mic workaround
381 Workaround for DAC routing on Acer Aspire
[all …]
/linux/arch/arm/mm/
H A Dproc-v7-bugs.c103 pr_info("CPU%u: Spectre v2: using %s workaround\n", in spectre_v2_install_workaround()
139 /* Requires no workaround */ in cpu_v7_spectre_v2_init()
144 /* Other ARM CPUs require no workaround */ in cpu_v7_spectre_v2_init()
152 /* Cortex A57/A72 require firmware workaround */ in cpu_v7_spectre_v2_init()
212 pr_info("CPU%u: Spectre BHB: enabling %s workaround for all CPUs\n", in spectre_bhb_install_workaround()
/linux/drivers/gpu/drm/xe/
H A Dxe_wa.c50 * them need to keeep the workaround programming: the approach taken in the
64 * this is just a special case of a MMIO workaround (as we write the list of
67 * - Workaround batchbuffers: buffers that get executed automatically by the
70 * programming sequences when switching contexts. The support for workaround
116 * When a workaround applies to every single known IP version in a range,
370 * Although this workaround isn't required for the RCS, disabling these
803 * xe_wa_process_device_oob - process OOB workaround table
806 * process OOB workaround table for this device, marking in @xe the
821 * xe_wa_process_gt_oob - process GT OOB workaround table
824 * Process OOB workaround table for this platform, marking in @gt the
[all …]
/linux/drivers/gpu/drm/i915/gt/
H A Dgen6_engine_cs.c30 * And the workaround for these two requires this workaround first:
36 * And this last workaround is tricky because of the requirements on
48 * The cache flushes require the workaround flush that triggered this
50 * Post-sync nonzero is what triggered this second workaround, so we
300 * Workaround: 4th PIPE_CONTROL command (except the ones with only in gen7_emit_flush_rcs()
333 * Workaround: we must issue a pipe_control with CS-stall bit in gen7_emit_flush_rcs()
/linux/arch/arm/mach-omap2/
H A Ddma.c93 * Workaround: DMA channels must have BUFFERING_DISABLED bit set to in configure_dma_errata()
108 * Workaround: in configure_dma_errata()
121 * Workaround: SW should explicitely disable the channel. in configure_dma_errata()
130 * Workaround: Put sDMA in NoStandby more before a logical channel is in configure_dma_errata()
140 * Workaround: software must ensure that the DMA is configured in No in configure_dma_errata()
H A Domap-smp.c100 pr_debug("%s: ARM erratum workaround 801819 applied on CPU%d\n", in omap5_erratum_workaround_801819()
110 * ICIALLU) to activate the workaround for secondary Core.
168 /* Enable ACR to allow for ICUALLU workaround */ in omap4_secondary_init()
218 * The workaround must be: in omap4_boot_secondary()
/linux/drivers/tty/serial/8250/
H A D8250_ce4100.c28 * workaround for this silicon issue checks UART_LSR_THRE bit and UART_LSR_TEMT
30 * two bits is set, if so then process the transmit request. If this workaround
31 * is not applied, then the serial transmission may hang. This workaround is for
/linux/drivers/media/common/saa7146/
H A Dsaa7146_vbi.c22 as specified. there is this workaround, but please in vbi_workaround()
29 /* setup some basic programming, just for the workaround */ in vbi_workaround()
84 /* we have to do the workaround twice to be sure that in vbi_workaround()
88 /* indicate to the irq handler that we do the workaround */ in vbi_workaround()
101 /* start rps1 to enable workaround */ in vbi_workaround()
107 DEB_VBI("brs bug workaround %d/1\n", i); in vbi_workaround()
370 DEB_VBI("vbi workaround failed!\n"); in vbi_begin()
/linux/arch/powerpc/platforms/8xx/
H A DKconfig115 This enables a workaround for erratum CPU15 on MPC8xx chips.
117 circumstances. This workaround adds some overhead (a TLB miss
123 workaround.
/linux/include/sound/
H A Dcs4271.h20 * One (undocumented) workaround is to assert and de-assert the PDN bit
21 * in the MODE2 register. This workaround can be enabled with the
/linux/sound/usb/line6/
H A Dplayback.h19 * the next period (sounds like a delay effect). As a workaround, the output
21 * solution. Until one is found, this workaround can be used to fix the
/linux/drivers/irqchip/
H A Dirq-sp7021-intc.c39 * WORKAROUND: change it to level trigger, and toggle the polarity
104 if (unlikely(IS_GPIO_INT(hwirq) && TEST_STATE(hwirq, _IS_EDGE))) { // WORKAROUND in sp_intc_ack_irq()
130 if (unlikely(IS_GPIO_INT(hwirq) && is_edge)) { // WORKAROUND in sp_intc_set_type()
176 if (unlikely(IS_GPIO_INT(hwirq) && TEST_STATE(hwirq, _IS_ACTIVE))) { // WORKAROUND in sp_intc_handle_ext_cascaded()
/linux/drivers/mfd/
H A D88pm80x.c38 * workaround: some registers needed by pm805 are defined in pm800, so
101 * workaround: set g_pm80x_chip to the first probed chip. if the in pm80x_init()
120 * workaround: clear the dependency between pm800 and pm805. in pm80x_deinit()
/linux/arch/powerpc/sysdev/
H A Dtsi108_dev.c129 * requires a workaround. The special in tsi108_eth_of_init()
131 * workaround. FIXME: Need to port the tsi108_eth in tsi108_eth_of_init()
133 * name for the workaround flag - it's not actually to in tsi108_eth_of_init()
/linux/arch/powerpc/include/asm/
H A Dxive.h63 /* #define XIVE_IRQ_FLAG_SHIFT_BUG 0x04 */ /* P9 DD1.0 workaround */
64 /* #define XIVE_IRQ_FLAG_MASK_FW 0x08 */ /* P9 DD1.0 workaround */
65 /* #define XIVE_IRQ_FLAG_EOI_FW 0x10 */ /* P9 DD1.0 workaround */
/linux/drivers/net/wireless/st/cw1200/
H A Dscan.h34 /* Direct probe requests workaround */
50 /* Raw probe requests TX workaround */
/linux/drivers/net/wireless/broadcom/b43/
H A Db43.h211 #define B43_BFL2_SPUR_WAR 0x0200 /* has a workaround for clock-harmonic spurs */
359 #define B43_HF_SYMW 0x000000000002ULL /* G-PHY SYM workaround */
360 #define B43_HF_RXPULLW 0x000000000004ULL /* RX pullup workaround */
363 #define B43_HF_GDCW 0x000000000020ULL /* G-PHY DC canceller filter bw workaround */
367 #define B43_HF_TSSIRPSMW 0x000000000200ULL /* TSSI reset PSM ucode workaround */
368 #define B43_HF_20IN40IQW 0x000000000200ULL /* 20 in 40 MHz I/Q workaround (rev >= 13 only) */
370 #define B43_HF_ACIW 0x000000000800ULL /* ACI workaround: shift bits by 2 on PHY CRS */
371 #define B43_HF_2060W 0x000000001000ULL /* 2060 radio workaround */
372 #define B43_HF_RADARW 0x000000002000ULL /* Radar workaround */
378 #define B43_HF_PCISCW 0x000000080000ULL /* PCI slow clock workaround */
[all …]
/linux/arch/mips/ath25/
H A Dar2315.c186 * a workaround. Give it some time to attempt a gpio based hardware in ar2315_restart()
187 * reset (atheros reference design workaround) */ in ar2315_restart()
189 /* TODO: implement the GPIO reset workaround */ in ar2315_restart()
192 * workaround. Attempt to jump to the mips reset location - in ar2315_restart()
/linux/arch/arm/mach-imx/
H A Dcpuidle-imx6q.c62 * CPUs when they are in wait(unclocked) state. As the hardware workaround isn't
63 * applicable to all boards, disable the deeper idle state when the workaround
/linux/drivers/gpu/drm/panfrost/
H A Dpanfrost_issues.h74 /* Chicken bit on T72X for a hardware workaround in compiler */
84 * (similar to issue 10817) and can use #10817 workaround */
111 /* Must ensure L2 is not transitioning when we reset. Workaround with a
/linux/tools/testing/selftests/bpf/progs/
H A Dloop6.c17 #define WORKAROUND
18 #ifdef WORKAROUND macro
/linux/arch/powerpc/platforms/powernv/
H A Didle.c165 * Used to store fastsleep workaround state
166 * 0 - Workaround applied/undone at fastsleep entry/exit path (Default)
167 * 1 - Workaround applied once, never undone.
192 * fastsleep workaround needs to be left in 'applied' state on all in store_fastsleep_workaround_applyonce()
194 * 1. Disable the 'undo' workaround in fastsleep exit path in store_fastsleep_workaround_applyonce()
196 * 3. Disable the 'apply' workaround in fastsleep entry path in store_fastsleep_workaround_applyonce()
200 * state would have applied workaround. in store_fastsleep_workaround_applyonce()
658 * over idle is a workaround. in power9_idle_stop()
715 * Workaround for POWER9 DD2.0, if we lost resources, the ERAT in power9_idle_stop()
1472 * workaround is needed to use fastsleep. Provide sysfs in pnv_init_idle_states()
[all …]
/linux/arch/mips/cavium-octeon/executive/
H A Dcvmx-helper-errata.c30 * Fixes and workaround for Octeon chip errata. This file
31 * contains functions called by cvmx-helper to workaround known

12345678910>>...39