Home
last modified time | relevance | path

Searched +full:tx +full:- +full:freq (Results 1 – 25 of 430) sorted by relevance

12345678910>>...18

/linux/tools/testing/selftests/timers/
H A Dvalid-adjtimex.c9 * Usage: valid-adjtimex
12 * $ gcc valid-adjtimex.c -o valid-adjtimex -lrt
38 int clock_adjtime(clockid_t id, struct timex *tx)
40 return syscall(__NR_clock_adjtime, id, tx); in clock_adjtime() argument
47 struct timex tx; in clear_time_state()
50 tx.modes = ADJ_STATUS; in clear_time_state()
51 tx in clear_time_state()
49 struct timex tx; clear_time_state() local
115 struct timex tx; validate_freq() local
[all...]
H A Dchange_skew.c6 * NOTE: This is a meta-test which cranks the ADJ_FREQ knob and
8 * that the raw_skew, inconsistency-check and nanosleep tests be
12 * $ gcc change_skew.c -o change_skew -lrt
35 struct timex tx; in change_skew_test() local
38 tx.modes = ADJ_FREQUENCY; in change_skew_test()
39 tx.freq = ppm << 16; in change_skew_test()
41 ret = adjtimex(&tx); in change_skew_test()
43 printf("Error adjusting freq\n"); in change_skew_test()
48 ret |= system("./inconsistency-check"); in change_skew_test()
57 struct timex tx; in main() local
[all …]
/linux/sound/soc/fsl/
H A Dfsl_esai.c1 // SPDX-License-Identifier: GPL-2.0
17 #include "imx-pcm.h"
25 * struct fsl_esai_soc_data - soc specific data
33 * struct fsl_esai - ESAI private data
45 * @fifo_depth: depth of tx/rx FIFO
48 * @tx_mask: slot mask for TX
50 * @channels: channel num for tx or rx
56 * @synchronous: if using tx/rx synchronous mode
101 struct platform_device *pdev = esai_priv->pdev; in esai_isr()
105 regmap_read(esai_priv->regmap, REG_ESAI_ESR, &esr); in esai_isr()
[all …]
H A Dfsl_sai.c1 // SPDX-License-Identifier: GPL-2.0+
5 // Copyright 2012-2015 Freescale Semiconductor, Inc.
22 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
26 #include "imx-pcm.h"
44 * fsl_sai_dir_is_synced - Check if stream is synced by the opposite stream
55 int adir = (dir == TX) ? RX : TX; in fsl_sai_dir_is_synced()
58 return !sai->synchronous[dir] && sai->synchronous[adir]; in fsl_sai_dir_is_synced()
65 if (sai->is_pdm_mode) { in fsl_sai_get_pins_state()
68 state = pinctrl_lookup_state(sai->pinctrl, "dsd512"); in fsl_sai_get_pins_state()
72 state = pinctrl_lookup_state(sai->pinctrl, "dsd"); in fsl_sai_get_pins_state()
[all …]
H A Dfsl_xcvr.c1 // SPDX-License-Identifier: GPL-2.0
19 #include "imx-pcm.h"
73 * HDMI2.1 spec defines 6- and 12-channels layout for one bit audio
111 struct soc_enum *e = (struct soc_enum *)kcontrol->private_value; in fsl_xcvr_arc_mode_put()
112 unsigned int *item = ucontrol->value.enumerated.item; in fsl_xcvr_arc_mode_put()
114 xcvr->arc_mode = snd_soc_enum_item_to_val(e, item[0]); in fsl_xcvr_arc_mode_put()
125 ucontrol->valu in fsl_xcvr_arc_mode_get()
274 fsl_xcvr_en_phy_pll(struct fsl_xcvr * xcvr,u32 freq,bool tx) fsl_xcvr_en_phy_pll() argument
387 fsl_xcvr_en_aud_pll(struct fsl_xcvr * xcvr,u32 freq) fsl_xcvr_en_aud_pll() argument
442 bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; fsl_xcvr_prepare() local
567 bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; fsl_xcvr_startup() local
619 bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; fsl_xcvr_shutdown() local
667 bool tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; fsl_xcvr_trigger() local
[all...]
H A Dfsl_ssi.c1 // SPDX-License-Identifier: GPL-2.0
7 // Copyright 2007-2010 Freescale Semiconductor, Inc.
9 // Some notes why imx-pcm-fiq is used instead of DMA on some boards:
16 // we receive in our (PCM-) data stream. The only chance we have is to
43 #include <linux/dma/imx-dma.h>
53 #include "imx-pcm.h"
55 /* Define RX and TX to index ssi->regvals array; Can be 0 or 1 only */
57 #define TX 1 macro
66 * (bit-endianness must match byte-endianness). Processors typically write
68 * written in. So if the host CPU is big-endian, then only big-endian
[all …]
/linux/drivers/media/rc/
H A Dite-cir.c1 // SPDX-License-Identifier: GPL-2.0-or-later
8 * skeleton provided by the nuvoton-cir driver.
10 * The lirc_it87 driver was originally written by Hans-Gunter Lutke Uphues
13 * <jimbo-lirc@edwardsclan.net>.
16 * <spmf2004-lirc@yahoo.fr> in 2008.
29 #include <media/rc-core.h>
32 #include "ite-cir.h"
42 static int model_number = -1;
47 /* HW-independent code functions */
50 static inline bool ite_is_high_carrier_freq(unsigned int freq) in ite_is_high_carrier_freq() argument
[all …]
H A Dwinbond-cir.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * winbond-cir.c - Driver for the Consumer IR functionality of Winbond
12 * Copyright (C) 2009 - 2011 David Härdeman <david@hardeman.nu>
26 * o Wake-On-CIR functionality
44 #include <media/rc-core.h>
46 #define DRVNAME "winbond-cir"
48 /* CEIR Wake-Up Registers, relative to data->wbase */
60 /* CEIR Enhanced Functionality Registers, relative to data->ebase */
67 /* SP3 Banked Registers, relative to data->sbase */
71 #define WBCIR_REG_SP3_TXDATA 0x00 /* FIFO TX data (w) */
[all …]
/linux/drivers/gpu/drm/meson/
H A Dmeson_vclk.c1 // SPDX-License-Identifier: GPL-2.0-or-later
21 * - CVBS 27MHz generator via the VCLK2 to the VENCI and VDAC blocks
22 * - HDMI Pixel Clocks generation
26 * - Genenate Pixel clocks for 2K/4K 10bit formats
33 * | | | | | |--ENCI
34 * | HDMI PLL |-| PLL_DIV |--- VCLK--| |--ENCL
35 * |__________| |_________| \ | MUX |--ENCP
36 * --VCLK2-| |--VDAC
37 * |_____|--HDMI-TX
140 regmap_update_bits(priv->hhi, HHI_VID_PLL_CLK_DIV, VID_PLL_EN, 0); in meson_vid_pll_set()
[all …]
/linux/drivers/media/radio/
H A Dradio-keene.c1 // SPDX-License-Identifier: GPL-2.0-or-later
13 #include <media/v4l2-device.h>
14 #include <media/v4l2-ioctl.h>
15 #include <media/v4l2-ctrls.h>
16 #include <media/v4l2-event.h>
57 u8 tx; member
69 /* Set frequency (if non-0), PA, mute and turn on/off the FM transmitter. */
70 static int keene_cmd_main(struct keene_device *radio, unsigned freq, bool play) in keene_cmd_main() argument
72 unsigned short freq_send = freq ? (freq - 76 * 16000) / 800 : 0; in keene_cmd_main()
75 radio->buffer[0] = 0x00; in keene_cmd_main()
[all …]
/linux/drivers/tty/serial/
H A Dip22zilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
31 #define BRG_TO_BPS(brg, freq) ((freq) / 2 / ((brg) + 2)) argument
32 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2) argument
66 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
72 #define TxINT_ENAB 0x2 /* Tx Int Enable */
124 #define TxCRC_ENAB 0x1 /* Tx CRC Enable */
126 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
127 #define TxENAB 0x8 /* Tx Enable */
129 #define Tx5 0x0 /* Tx 5 bits (or less)/character */
130 #define Tx7 0x20 /* Tx 7 bits/character */
[all …]
H A Dzs.h1 /* SPDX-License-Identifier: GPL-2.0 */
38 * Per-SCC state for locking and the interrupt handler.
52 #define ZS_BRG_TO_BPS(brg, freq) ((freq) / 2 / ((brg) + 2)) argument
53 #define ZS_BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2) argument
87 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
90 /* Write Register 1 (Tx/Rx/Ext Int Enable and WAIT/DMA Commands) */
92 #define TxINT_ENAB 0x2 /* Tx Int Enable */
142 #define TxCRC_ENAB 0x1 /* Tx CRC Enable */
144 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
145 #define TxENAB 0x8 /* Tx Enable */
[all …]
H A Dsunzilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
23 #define BRG_TO_BPS(brg, freq) ((freq) / 2 / ((brg) + 2)) argument
24 #define BPS_TO_BRG(bps, freq) ((((freq) + (bps)) / (2 * (bps))) - 2) argument
58 #define RES_Tx_CRC 0x80 /* Reset Tx CRC Checker */
64 #define TxINT_ENAB 0x2 /* Tx Int Enable */
116 #define TxCRC_ENAB 0x1 /* Tx CRC Enable */
118 #define SDLC_CRC 0x4 /* SDLC/CRC-16 */
119 #define TxENAB 0x8 /* Tx Enable */
121 #define Tx5 0x0 /* Tx 5 bits (or less)/character */
122 #define Tx7 0x20 /* Tx 7 bits/character */
[all …]
H A Dpmac_zilog.h1 /* SPDX-License-Identifier: GPL-2.0 */
25 * of "escc" node (ie. ch-a or ch-b)
64 if (uap->flags & PMACZILOG_FLAG_IS_CHANNEL_A) in pmz_get_port_A()
66 return uap->mate; in pmz_get_port_A()
78 writeb(reg, port->control_reg); in read_zsreg()
79 return readb(port->control_reg); in read_zsreg()
85 writeb(reg, port->control_reg); in write_zsreg()
86 writeb(value, port->control_reg); in write_zsreg()
91 return readb(port->data_reg); in read_zsdata()
96 writeb(data, port->data_reg); in write_zsdata()
[all …]
/linux/drivers/media/radio/wl128x/
H A Dfmdrv_v4l2.c1 // SPDX-License-Identifier: GPL-2.0-only
29 /* -- V4L2 RADIO (/dev/radioX) device file operation interfaces --- */
43 return -EIO; in fm_v4l2_fops_read()
46 if (mutex_lock_interruptible(&fmdev->mutex)) in fm_v4l2_fops_read()
47 return -ERESTARTSYS; in fm_v4l2_fops_read()
67 mutex_unlock(&fmdev->mutex); in fm_v4l2_fops_read()
71 /* Write TX RDS data */
80 rds.text[sizeof(rds.text) - 1] = '\0'; in fm_v4l2_fops_write()
84 return -EFAULT; in fm_v4l2_fops_write()
87 if (mutex_lock_interruptible(&fmdev->mutex)) in fm_v4l2_fops_write()
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Dphy.c2 * Copyright (c) 2004-2007 Reyk Floeter <reyk@openbsd.org>
3 * Copyright (c) 2006-2009 Nick Kossifidis <mickflemm@gmail.com>
4 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com>
5 * Copyright (c) 2008-2009 Felix Fietkau <nbd@openwrt.org>
42 * Here we handle the low-level functions related to baseband
48 * - Channel setting/switching
50 * - Automatic Gain Control (AGC) calibration
52 * - Noise Floor calibration
54 * - I/Q imbalance calibration (QAM correction)
56 * - Calibration due to thermal changes (gain_F)
[all …]
/linux/drivers/net/can/peak_canfd/
H A Dpeak_pciefd_main.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2012 Stephane Grosjean <s.grosjean@peak-system.com>
7 * Copyright (C) 2001-2006 PEAK System-Technik GmbH
22 MODULE_AUTHOR("Stephane Grosjean <s.grosjean@peak-system.com>");
23 MODULE_DESCRIPTION("Socket-CAN driver for PEAK PCAN PCIe/M.2 FD family cards");
30 #define PCAN_CPCIEFD_ID 0x0014 /* for Compact-PCI Serial slot cards */
31 #define PCAN_PCIE104FD_ID 0x0017 /* for PCIe-104 Express slot cards */
32 #define PCAN_MINIPCIEFD_ID 0x0018 /* for mini-PCIe slot cards */
59 /* CAN-FD channel addresses */
64 /* CAN-FD channel registers */
[all …]
/linux/drivers/mtd/nand/onenand/
H A Donenand_omap2.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright © 2005-2006 Nokia Corporation
17 #include <linux/omap-gpmc.h>
21 #include <linux/dma-mapping.h>
29 #define DRIVER_NAME "omap2-onenand"
54 complete(&c->irq_done); in omap2_onenand_interrupt()
61 return readw(c->onenand.base + reg); in read_reg()
67 writew(value, c->onenand.base + reg); in write_reg()
94 return -EINVAL; in omap2_onenand_set_cfg()
126 return -EINVAL; in omap2_onenand_get_freq()
[all …]
/linux/drivers/ptp/
H A Dptp_clock.c1 // SPDX-License-Identifier: GPL-2.0-or-later
12 #include <linux/posix-clock.h>
43 return PTP_MAX_TIMESTAMPS - queue_cnt(q) - 1; in queue_free()
55 if (src->type == PTP_CLOCK_EXTTS) { in enqueue_external_timestamp()
56 seconds = div_u64_rem(src->timestamp, 1000000000, &remainder); in enqueue_external_timestamp()
57 } else if (src->type == PTP_CLOCK_EXTOFF) { in enqueue_external_timestamp()
58 offset_ts = ns_to_timespec64(src->offset); in enqueue_external_timestamp()
62 WARN(1, "%s: unknown type %d\n", __func__, src->type); in enqueue_external_timestamp()
66 spin_lock_irqsave(&queue->lock, flags); in enqueue_external_timestamp()
68 dst = &queue->buf[queue->tail]; in enqueue_external_timestamp()
[all …]
/linux/drivers/firmware/arm_scmi/
H A Dperf.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2018-2023 ARM Ltd.
8 #define pr_fmt(fmt) "SCMI Notifications PERF - " fmt
175 if (_opp->indicative_freq == f_) \
203 ret = ph->xops->xfer_get_init(ph, PROTOCOL_ATTRIBUTES, 0, in scmi_perf_attributes_get()
208 attr = t->rx.buf; in scmi_perf_attributes_get()
210 ret = ph->xops->do_xfer(ph, t); in scmi_perf_attributes_get()
212 u16 flags = le16_to_cpu(attr->flags); in scmi_perf_attributes_get()
214 pi->num_domains = le16_to_cpu(attr->num_domains); in scmi_perf_attributes_get()
217 pi->power_scale = SCMI_POWER_MILLIWATTS; in scmi_perf_attributes_get()
[all …]
/linux/drivers/net/ethernet/ibm/emac/
H A Demac.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Register definitions for PowerPC 4xx on-chip ethernet contoller
18 * Copyright 2002-2004 MontaVista Software Inc.
151 #define EMAC4_MR1_OBCI(freq) ((freq) <= 50 ? EMAC4_MR1_OBCI_50 : \ argument
152 (freq) <= 66 ? EMAC4_MR1_OBCI_66 : \
153 (freq) <= 83 ? EMAC4_MR1_OBCI_83 : \
154 (freq) <= 100 ? EMAC4_MR1_OBCI_100 : \
235 #define EMAC_STACR_OPBC(freq) ((freq) <= 50 ? EMAC_STACR_OPBC_50 : \ argument
236 (freq) <= 66 ? EMAC_STACR_OPBC_66 : \
237 (freq) <= 83 ? EMAC_STACR_OPBC_83 : EMAC_STACR_OPBC_100)
[all …]
/linux/drivers/spi/
H A Dspi-rockchip.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * Author: Addy Ke <addy.ke@rock-chips.com>
18 #define DRIVER_NAME "rockchip-spi"
158 * SPI_CTRLR1 is 16-bits, so we should support lengths of 0xffff + 1. However,
179 const void *tx; member
189 u32 freq; member
196 bool cs_high_supported; /* native CS supports active-high polarity */
203 writel_relaxed((enable ? 1U : 0U), rs->regs + ROCKCHIP_SPI_SSIENR); in spi_enable_chip()
212 if (!(readl_relaxed(rs->regs + ROCKCHIP_SPI_SR) & SR_TARGET_TX_BUSY) && in wait_for_tx_idle()
213 !((readl_relaxed(rs->regs + ROCKCHIP_SPI_SR) & SR_BUSY))) in wait_for_tx_idle()
[all …]
/linux/drivers/net/wireless/ath/ath10k/
H A Dhtt_tx.c1 // SPDX-License-Identifier: ISC
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
41 struct ath10k *ar = hw->priv; in __ath10k_htt_tx_txq_recalc()
43 struct ath10k_vif *arvif = (void *)txq->vif->drv_priv; in __ath10k_htt_tx_txq_recalc()
51 lockdep_assert_held(&ar->htt.tx_lock); in __ath10k_htt_tx_txq_recalc()
53 if (!ar->htt.tx_q_state.enabled) in __ath10k_htt_tx_txq_recalc()
56 if (ar->htt.tx_q_state.mode != HTT_TX_MODE_SWITCH_PUSH_PULL) in __ath10k_htt_tx_txq_recalc()
59 if (txq->sta) { in __ath10k_htt_tx_txq_recalc()
60 arsta = (void *)txq->sta->drv_priv; in __ath10k_htt_tx_txq_recalc()
[all …]
/linux/drivers/net/wireless/marvell/mwifiex/
H A DREADME2 # Copyright 2011-2020 NXP
9 # 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA or on the
10 # worldwide web at http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt.
12 # THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE
38 Following are some useful iw commands:-
45 iw dev mlan0 connect -w <SSID> [<freq in MHz>] [<bssid>] [key 0:abcde d:1123456789a]
55 iw dev mlan0 ibss join <SSID> <freq in MHz> [fixed-freq] [fixed-bssid] [key 0:abcde]
65 such as SSID, operating frequency, rx/tx packets, signal strength, tx bitrate.
79 mount -t debugfs debugfs /debugfs
98 bss_mode = "Ad-hoc" | "Managed" | "Auto" | "Unknown"
[all …]
/linux/drivers/net/wireless/intersil/p54/
H A Dtxrx.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (c) 2007-2009, Christian Lamparter <chunkeey@web.de>
10 * - the islsm (softmac prism54) driver, which is:
11 * Copyright 2004-2006 Jean-Baptiste Note <jbnote@gmail.com>, et al.
12 * - stlc45xx driver
13 * Copyright (C) 2008 Nokia Corporation and/or its subsidiary(-ies).
38 spin_lock_irqsave(&priv->tx_queue.lock, flags); in p54_dump_tx_queue()
39 wiphy_debug(priv->hw->wiphy, "/ --- tx queue dump (%d entries) ---\n", in p54_dump_tx_queue()
40 skb_queue_len(&priv->tx_queue)); in p54_dump_tx_queue()
42 prev_addr = priv->rx_start; in p54_dump_tx_queue()
[all …]

12345678910>>...18