/linux/Documentation/devicetree/bindings/interrupt-controller/ |
H A D | econet,en751221-intc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/interrupt-controller/econet,en751221-intc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Caleb James DeLisle <cjd@cjdns.fr> 15 be routed to either VPE but not both, so to support per-CPU interrupts, a 17 lack of a better term we call these "shadow interrupts". The assignment of 18 shadow interrupts is defined by the SoC integrator when wiring the interrupt 22 - $ref: /schemas/interrupt-controller.yaml# 26 const: econet,en751221-intc [all …]
|
/linux/drivers/irqchip/ |
H A D | irq-econet-en751221.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 * be routed to either VPE but not both, so to support per-CPU interrupts, a 9 * this driver, these are called "shadow interrupts". The assignment of shadow 10 * interrupts is defined by the SoC integrator when wiring the interrupt lines, 13 * If an interrupt (say 30) needs per-CPU capability, the SoC integrator 14 * allocates another IRQ number (say 29) to be its shadow. The device tree 15 * reflects this by adding the pair <30 29> to the "econet,shadow-interrupts" 45 * @interrupt_shadows: Array of all interrupts, for each value, 46 * - NOT_PERCPU: This interrupt is not per-cpu, so it has no shadow 47 * - IS_SHADOW: This interrupt is a shadow of another per-cpu interrupt [all …]
|
/linux/arch/x86/include/asm/ |
H A D | vmxfeatures.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 8 #define NVMXINTS 5 /* N 32-bit words worth of info */ 16 /* Pin-Based VM-Execution Controls, EPT/VPID, APIC and VM-Functions, word 0 */ 17 #define VMX_FEATURE_INTR_EXITING ( 0*32+ 0) /* VM-Exit on vectored interrupts */ 18 #define VMX_FEATURE_NMI_EXITING ( 0*32+ 3) /* VM-Exit on NMIs */ 21 #define VMX_FEATURE_POSTED_INTR ( 0*32+ 7) /* "posted_intr" Posted Interrupts */ 23 /* EPT/VPID features, scattered to bits 16-23 */ 28 #define VMX_FEATURE_EPT_5LEVEL ( 0*32+ 20) /* "ept_5level" 5-level EPT paging */ 30 /* Aggregated APIC features 24-27 */ 31 #define VMX_FEATURE_FLEXPRIORITY ( 0*32+ 24) /* "flexpriority" TPR shadow + virt APIC */ [all …]
|
H A D | kvm_host.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * Kernel-based Virtual Machine driver for Linux 33 #include <asm/pvclock-abi.h> 37 #include <asm/msr-index.h> 86 /* x86-specific vcpu->requests bit members */ 156 #define KVM_NR_PAGE_SIZES (KVM_MAX_HUGEPAGE_LEVEL - PG_LEVEL_4K + 1) 157 #define KVM_HPAGE_GFN_SHIFT(x) (((x) - 1) * 9) 160 #define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1)) 239 * DR6_ACTIVE_LOW combines fixed-1 and active-low bits. 280 * IMPLICIT_ACCESS is a KVM-defined flag used to correctly perform SMAP checks [all …]
|
/linux/arch/s390/kvm/ |
H A D | trace-s390.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 8 #define TRACE_SYSTEM kvm-s390 11 #define TRACE_INCLUDE_FILE trace-s390 32 __entry->type = type; 36 __entry->type & KVM_VM_S390_UCONTROL ? " (UCONTROL)" : "") 54 __entry->id = id; 55 __entry->vcpu = vcpu; 56 __entry->sie_block = sie_block; 60 __entry->id, __entry->vcpu, __entry->sie_block) 72 __entry->id = id; [all …]
|
H A D | vsie.c | 1 // SPDX-License-Identifier: GPL-2.0 24 #include "kvm-s390.h" 44 /* the shadow gmap in use by the vsie_page */ 65 __u8 reserved[0x0700 - 0x0268]; /* 0x0268 */ 71 * gmap_shadow_valid() - check if a shadow guest address space matches the 73 * @sg: pointer to the shadow guest address space structure 74 * @asce: ASCE for which the shadow table is requested 75 * @edat_level: edat level to be used for the shadow translation 77 * Returns 1 if the gmap shadow is still valid and matches the given 79 * caller has to request a new shadow gmap in this case. [all …]
|
/linux/arch/arm64/kvm/vgic/ |
H A D | vgic-v3-nested.c | 1 // SPDX-License-Identifier: GPL-2.0-only 29 * The shadow registers loaded to the hardware when running a L2 guest 41 return hweight16(shadow_if->lr_map & (BIT(idx) - 1)); in lr_map_idx_to_shadow_idx() 47 * On a non-nesting VM (only running at EL0/EL1), the host hypervisor 48 * completely controls the interrupts injected via the list registers. 49 * Consequently, most of the state that is modified by the guest (by ACK-ing 50 * and EOI-ing interrupts) is synced by KVM on each entry/exit, so that we 51 * keep a semi-consistent view of the interrupts. 57 * as the L1 guest is in charge of provisioning the interrupts via its own 63 * - on L2 load: move the in-memory L1 vGIC configuration into a shadow, [all …]
|
/linux/Documentation/devicetree/bindings/pci/ |
H A D | snps,dw-pcie-ep.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/pci/snps,dw-pcie-ep.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jingoo Han <jingoohan1@gmail.com> 11 - Gustavo Pimentel <gustavo.pimentel@synopsys.com> 16 # Please create a separate DT-schema for your DWC PCIe Endpoint controller 17 # and make sure it's assigned with the vendor-specific compatible string. 21 const: snps,dw-pcie-ep 23 - compatible [all …]
|
H A D | snps,dw-pcie.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/pci/snps,dw-pcie.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jingoo Han <jingoohan1@gmail.com> 11 - Gustavo Pimentel <gustavo.pimentel@synopsys.com> 16 # Please create a separate DT-schema for your DWC PCIe Root Port controller 17 # and make sure it's assigned with the vendor-specific compatible string. 21 const: snps,dw-pcie 23 - compatible [all …]
|
H A D | rockchip-dw-pcie-ep.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/rockchip-dw-pcie-ep.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Niklas Cassel <cassel@kernel.org> 15 snps,dw-pcie-ep.yaml. 18 - $ref: /schemas/pci/snps,dw-pcie-ep.yaml# 19 - $ref: /schemas/pci/rockchip-dw-pcie-common.yaml# 24 - rockchip,rk3568-pcie-ep 25 - rockchip,rk3588-pcie-ep [all …]
|
H A D | snps,dw-pcie-common.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/snps,dw-pcie-common.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jingoo Han <jingoohan1@gmail.com> 11 - Gustavo Pimentel <gustavo.pimentel@synopsys.com> 23 Interface - DBI. In accordance with the reference manual the register 24 configuration space belongs to the Configuration-Dependent Module (CDM) 25 and is split up into several sub-parts Standard PCIe configuration 26 space, Port Logic Registers (PL), Shadow Config-space Registers, [all …]
|
/linux/mm/kasan/ |
H A D | sw_tags.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * This file contains core software tag-based KASAN code. 49 pr_info("KernelAddressSanitizer initialized (sw-tags, stacktrace=%s)\n", in kasan_init_sw_tags() 56 * the same tag. Since tag-based KASAN is meant to be used a probabilistic 57 * bug-detection debug feature, this doesn't have significant negative impact. 61 * and we did an intentional trade-off to use a PRNG. This non-atomic RMW 62 * sequence has in fact positive effect, since interrupts that randomly skew 79 u8 *shadow_first, *shadow_last, *shadow; in kasan_check_range() local 114 shadow_last = kasan_mem_to_shadow(untagged_addr + size - 1); in kasan_check_range() 115 for (shadow = shadow_first; shadow <= shadow_last; shadow++) { in kasan_check_range() [all …]
|
/linux/mm/kmsan/ |
H A D | core.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2017-2022 Google LLC 21 #include <linux/percpu-defs.h> 35 * Per-CPU KMSAN context to be used in interrupts, where current->kmsan is 42 struct kmsan_ctx *ctx = &task->kmsan_ctx; in kmsan_internal_task_create() 58 kmsan_internal_set_shadow_origin(address, size, -1, handle, checked); in kmsan_internal_poison_memory() 113 step = backwards ? -1 : 1; in kmsan_internal_memmove_metadata() 114 iter = backwards ? n - 1 : 0; in kmsan_internal_memmove_metadata() 118 /* Copy shadow bytes one by one, updating the origins if necessary. */ in kmsan_internal_memmove_metadata() 185 * @entries is a local var in non-instrumented code, so KMSAN does not in kmsan_internal_chain_origin() [all …]
|
/linux/drivers/gpio/ |
H A D | gpio-xilinx.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright 2008 - 2013 Xilinx, Inc. 45 * struct xgpio_instance - Stores information about GPIO device 49 * @state: GPIO write state shadow register 51 * @dir: GPIO direction shadow register 82 return -EINVAL; in xgpio_regoffset() 88 void __iomem *addr = chip->regs + reg + xgpio_regoffset(chip, bit / 32); in xgpio_read_ch() 96 void __iomem *addr = chip->regs + reg + xgpio_regoffset(chip, bit / 32); in xgpio_write_ch() 104 unsigned long lastbit = find_nth_bit(chip->map, 64, chip->gc.ngpio - 1); in xgpio_read_ch_all() 113 unsigned long lastbit = find_nth_bit(chip->map, 64, chip->gc.ngpio - 1); in xgpio_write_ch_all() [all …]
|
/linux/arch/mips/boot/dts/econet/ |
H A D | en751221.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 /dts-v1/; 6 #address-cells = <1>; 7 #size-cells = <1>; 10 compatible = "fixed-clock"; 11 #clock-cells = <0>; 12 clock-frequency = <200000000>; /* 200 MHz */ 16 #address-cells = <1>; 17 #size-cells = <0>; 26 cpuintc: interrupt-controller { [all …]
|
/linux/arch/arm64/kernel/ |
H A D | efi-rt-wrapper.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 10 stp x29, x30, [sp, #-112]! 34 stp x18, x29, [sp, #-16]! 61 * shadow stack pointer, which we need to restore before returning to 63 * called with preemption disabled and a separate shadow stack is used 64 * for interrupts. 68 ldr x18, [x18, #-16] 78 str xzr, [x16, #-8]
|
/linux/kernel/trace/ |
H A D | fgraph.c | 1 // SPDX-License-Identifier: GPL-2.0 4 * Copyright (c) 2008-2009 Frederic Weisbecker <fweisbec@gmail.com> 23 * FGRAPH_FRAME_SIZE: Size in bytes of the meta data on the shadow stack 34 * bits: 0 - 9 offset in words from the previous ftrace_ret_stack 36 * bits: 10 - 11 Type of storage 37 * 0 - reserved 38 * 1 - bitmap of fgraph_array index 39 * 2 - reserved data 42 * bits: 12 - 27 The bitmap of fgraph_ops fgraph_array index 43 * That is, it's a bitmask of 0-15 (16 bits) [all …]
|
/linux/include/linux/ |
H A D | msi.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 8 * - Interrupt core code 9 * - PCI/MSI core code 10 * - MSI interrupt domain implementations 11 * - IOMMU, low level VFIO, NTB and other justified exceptions 28 /* Dummy shadow structures if an architecture does not define them */ 52 * msi_msg - Representation of a MSI message 54 * @arch_addrlo: Architecture specific shadow of @address_lo 57 * @arch_addrhi: Architecture specific shadow of @address_hi 59 * @arch_data: Architecture specific shadow of @data [all …]
|
H A D | brcmphy.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 7 /* All Broadcom Ethernet switches have a pseudo-PHY at address 30 which is used 94 #define MII_BCM54XX_EXP_SEL_WOL 0x0e00 /* Wake-on-LAN expansion select register */ 111 #define MII_BCM54XX_INT_ANPR 0x0400 /* Auto-negotiation page received */ 117 #define MII_BCM54XX_SHD 0x1c /* 0x1c shadow registers */ 131 * AUXILIARY CONTROL SHADOW ACCESS REGISTERS. (PHY REG 0x18) 193 * BCM5482: Shadow registers 194 * Shadow values go into bits [14:10] of register 0x1c to select a shadow 212 /* 01010: Auto Power-Down */ 231 /* 10011: SerDes 100-FX Control Register */ [all …]
|
/linux/Documentation/devicetree/bindings/soc/mediatek/ |
H A D | mediatek,mutex.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <chunkuang.hu@kernel.org> 11 - Philipp Zabel <p.zabel@pengutronix.de> 15 Start Of Frame (SOF) / End Of Frame (EOF) to each sub-modules on the display 18 the shadow register. 27 - mediatek,mt2701-disp-mutex 28 - mediatek,mt2712-disp-mutex 29 - mediatek,mt6795-disp-mutex [all …]
|
/linux/arch/powerpc/kvm/ |
H A D | book3s_segment.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 11 #include <asm/asm-compat.h> 12 #include <asm/feature-fixups.h> 54 * R4 = guest shadow MSR 65 /* r3 = shadow vcpu */ 73 /* Save R1/R2 in the PACA (64-bit) or shadow_vcpu (32-bit) */ 164 /* 64-bit entry. Register usage at this point: 174 /* Match 32-bit entry */ 187 * R13 = shadow vcpu (32-bit) or PACA (64-bit) 267 beq- ld_last_inst [all …]
|
/linux/arch/m68k/q40/ |
H A D | README | 6 available from this place or http://ftp.uni-erlangen.de/pub/unix/Linux/680x0/q40/ 13 is not implemented - do not try it! (See below) 15 For a list of kernel command-line options read the documentation for the 19 When something blocks interrupts (HD) it will lose some of them, so far 22 poll the floppy for this reason - something that can't be done in Linux. 28 serial.c # normal PC driver - any speed 56 requested - SRAM must start with '%LX$' signature to do this. '-d' option 61 only the penguin - and shell prompt if it gets that far.. 66 Most problems seem to be caused by fawlty or badly configured io-cards or 70 parallel ports version of interrupts. [all …]
|
/linux/Documentation/arch/parisc/ |
H A D | registers.rst | 2 Register Usage for Linux/PA-RISC 11 ----------------- 15 CR 1-CR 7(undefined) unused 16 CR 8 (Protection ID) per-process value* 23 CR17-CR22 interruption parameters 28 CR23 (EIRR) read for pending interrupts/write clears bits 40 ----------------------------- 44 SR4-SR7 set to 0 51 --------------------------- 58 SR4-SR7 Defines short address space for user/kernel [all …]
|
/linux/arch/mips/boot/dts/lantiq/ |
H A D | danube_easy50712.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 19 #address-cells = <1>; 20 #size-cells = <1>; 22 #address-cells = <2>; 23 #size-cells = <1>; 26 compatible = "lantiq,localbus", "simple-bus"; 28 nor-boot@0 { 30 bank-width = <2>; 32 #address-cells = <1>; [all …]
|
/linux/drivers/comedi/drivers/ |
H A D | s626.c | 1 // SPDX-License-Identifier: GPL-2.0+ 6 * COMEDI - Linux Control and Measurement Device Interface 10 * Copyright (C) 2002-2004 Sensoray Co., Inc. 68 * struct s626_private - Working data for s626 driver. 69 * @ai_cmd_running: non-zero if ai_cmd is running. 98 #define S626_INDXMASK(C) (1 << (((C) > 2) ? ((C) * 2 - 1) : ((C) * 2 + 4))) 110 writel(val, dev->mmio + reg); in s626_mc_enable() 116 writel(cmd << 16, dev->mmio + reg); in s626_mc_disable() 124 val = readl(dev->mmio + reg); in s626_mc_test() 129 #define S626_BUGFIX_STREG(REGADRS) ((REGADRS) - 4) [all …]
|