Home
last modified time | relevance | path

Searched +full:rx +full:- +full:threshold (Results 1 – 25 of 478) sorted by relevance

12345678910>>...20

/linux/drivers/staging/axis-fifo/
H A Daxis-fifo.txt1 Xilinx AXI-Stream FIFO v4.1 IP core
3 This IP core has read and write AXI-Stream FIFOs, the contents of which can
4 be accessed from the AXI4 memory-mapped interface. This is useful for
11 Currently supports only store-forward mode with a 32-bit
12 AXI4-Lite interface. DOES NOT support:
13 - cut-through mode
14 - AXI4 (non-lite)
17 - compatible: Should be one of:
18 "xlnx,axi-fifo-mm-s-4.1"
19 "xlnx,axi-fifo-mm-s-4.2"
[all …]
/linux/Documentation/devicetree/bindings/serial/
H A Dst,stm32-uart.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/serial/st,stm32-uart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 - Erwan Le Ray <erwan.leray@foss.st.com>
15 - st,stm32-uart
16 - st,stm32f7-uart
17 - st,stm32h7-uart
34 st,hw-flow-ctrl:
38 rx-tx-swap: true
[all …]
/linux/Documentation/devicetree/bindings/usb/
H A Dsnps,dwc3-common.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/usb/snps,dwc3-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Felipe Balbi <balbi@kernel.org>
14 vendor-specific implementation or as a standalone component.
17 - $ref: usb-drd.yaml#
18 - if:
24 - dr_mode
28 $ref: usb-xhci.yaml#
[all …]
/linux/include/linux/soc/ti/
H A Dknav_dma.h1 /* SPDX-License-Identifier: GPL-2.0-only */
17 #define MASK(x) (BIT(x) - 1)
54 /* Rx channel error handling mode during buffer starvation */
60 /* Rx flow size threshold configuration */
87 * struct knav_dma_rx_cfg: Rx flow configuration
95 * @thresh: Rx flo
126 struct knav_dma_rx_cfg rx; global() member
[all...]
/linux/drivers/net/wireless/broadcom/b43/
H A Dphy_n.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 /* N-PHY registers. */
13 #define B43_NPHY_BBCFG_RSTRX 0x8000 /* Reset RX */
18 #define B43_NPHY_4WI_ADDR B43_PHY_N(0x00B) /* Four-wire bus address */
19 #define B43_NPHY_4WI_DATAHI B43_PHY_N(0x00C) /* Four-wire bus data high */
20 #define B43_NPHY_4WI_DATALO B43_PHY_N(0x00D) /* Four-wire bus data low */
21 #define B43_NPHY_BIST_STAT0 B43_PHY_N(0x00E) /* Built-in self test status 0 */
22 #define B43_NPHY_BIST_STAT1 B43_PHY_N(0x00F) /* Built-in self test status 1 */
57 #define B43_NPHY_C1_INITGAIN_TRRX 0x1000 /* TR RX index */
70 #define B43_NPHY_C1_CLIPWBTHRES B43_PHY_N(0x027) /* Core 1 clip wideband threshold */
[all …]
H A Dphy_a.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 #define B43_PHY_VERSION_OFDM B43_PHY_OFDM(0x00) /* Versioning register for A-PHY */
11 #define B43_PHY_BBANDCFG_RXANT 0x180 /* RX Antenna selection */
14 #define B43_PHY_CRSTHRES1_R1 B43_PHY_OFDM(0x06) /* CRS Threshold 1 (phy.rev 1 only) */
22 #define B43_PHY_ANTDWELL_AUTODIV1 0x0100 /* Automatic RX diversity start antenna */
40 #define B43_PHY_NRSSITHRES B43_PHY_OFDM(0x8A) /* NRSSI threshold */
42 #define B43_PHY_ANTWRSETT_ARXDIV 0x2000 /* Automatic RX diversity enabled */
43 #define B43_PHY_CLIPPWRDOWNT B43_PHY_OFDM(0x93) /* Clip powerdown threshold */
58 #define B43_PHY_CRSTHRES1 B43_PHY_OFDM(0xC0) /* CRS Threshold 1 (phy.rev >= 2 only) */
59 #define B43_PHY_CRSTHRES2 B43_PHY_OFDM(0xC1) /* CRS Threshold 2 (phy.rev >= 2 only) */
/linux/sound/soc/ti/
H A Domap-mcbsp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * omap-mcbsp.c -- OMAP ALSA SoC DAI driver using McBSP port
23 #include "omap-mcbsp-priv.h"
24 #include "omap-mcbs
240 omap_mcbsp_set_tx_threshold(struct omap_mcbsp * mcbsp,u16 threshold) omap_mcbsp_set_tx_threshold() argument
251 omap_mcbsp_set_rx_threshold(struct omap_mcbsp * mcbsp,u16 threshold) omap_mcbsp_set_rx_threshold() argument
277 u16 buffstat, threshold; omap_mcbsp_get_rx_delay() local
417 int rx = !tx; omap_mcbsp_start() local
476 int rx = !tx; omap_mcbsp_stop() local
[all...]
/linux/drivers/net/wireless/ralink/rt2x00/
H A Drt2500pci.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 Copyright (C) 2004 - 2009 Ivo van Doorn <IvDoorn@gmail.com>
36 * Default offset is required for RSSI <-> dBm conversion.
128 * UART1_TX_TRESHOLD: UART1 TX reaches threshold.
129 * UART1_RX_TRESHOLD: UART1 RX reaches threshold.
130 * UART1_IDLE_TRESHOLD: UART1 IDLE over threshold.
132 * UART1_RX_BUFF_ERROR: UART1 RX buffer error.
133 * UART2_TX_TRESHOLD: UART2 TX reaches threshold.
134 * UART2_RX_TRESHOLD: UART2 RX reaches threshold.
135 * UART2_IDLE_TRESHOLD: UART2 IDLE over threshold.
[all …]
/linux/drivers/net/ethernet/intel/igb/
H A De1000_regs.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 2007 - 2018 Intel Corporation. */
7 #define E1000_CTRL 0x00000 /* Device Control - RW */
8 #define E1000_STATUS 0x00008 /* Device Status - RO */
9 #define E1000_EECD 0x00010 /* EEPROM/Flash Control - RW */
10 #define E1000_EERD 0x00014 /* EEPROM Read - RW */
11 #define E1000_CTRL_EXT 0x00018 /* Extended Device Control - RW */
12 #define E1000_MDIC 0x00020 /* MDI Control - RW */
13 #define E1000_MDICNFG 0x00E04 /* MDI Config - RW */
14 #define E1000_SCTL 0x00024 /* SerDes Control - RW */
[all …]
H A De1000_defines.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 2007 - 2018 Intel Corporation. */
62 /* Interrupt acknowledge Auto-mask */
118 #define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */
119 #define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */
135 #define E1000_RCTL_RDMTS_HALF 0x00000000 /* rx desc min threshold size */
138 #define E1000_RCTL_SZ_512 0x00020000 /* rx buffe
[all...]
/linux/sound/soc/tegra/
H A Dtegra186_asrc.c1 // SPDX-License-Identifier: GPL-2.0-only
2 // SPDX-FileCopyrightText: Copyright (c) 2022-2025 NVIDIA CORPORATION. All rights reserved.
4 // tegra186_asrc.c - Tegra186 ASRC driver
72 regmap_write(asrc->regmap, in tegra186_asrc_lock_stream()
82 regcache_cache_only(asrc->regmap, true); in tegra186_asrc_runtime_suspend()
83 regcache_mark_dirty(asrc->regma in tegra186_asrc_runtime_suspend()
[all...]
/linux/Documentation/devicetree/bindings/sound/
H A Dqcom,wcd93xx-common.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/qcom,wcd93xx-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
13 reset-gpios:
17 vdd-buck-supply:
20 vdd-rxtx-supply:
21 description: A reference to the 1.8V rx supply
23 vdd-io-supply:
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dphy-stm32-usbphyc.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/phy/phy-stm32-usbphyc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
22 |_ PHY port#2 ----| |________________
27 - Amelie Delaunay <amelie.delaunay@foss.st.com>
31 const: st,stm32mp1-usbphyc
42 "#address-cells":
45 "#size-cells":
48 vdda1v1-supply:
[all …]
/linux/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) 1999 - 2010 Intel Corporation.
26 * pch_gbe_regs_mac_adr - Structure holding values of mac address registers
35 * pch_udc_regs - Structure holding values of MAC registers
119 #define PCH_GBE_RX_RST 0x00004000 /* RX MAC, RX FIFO, RX DMA reset */
123 #define PCH_GBE_RX_TCPIPACC_OFF 0x00000004 /* RX TCP/IP ACC Disabled */
125 #define PCH_GBE_RX_TCPIPACC_EN 0x00000001 /* RX TCP/IP ACC Enable */
127 /* MAC RX Enable */
130 /* RX Flow Control */
136 /* RX Mode */
[all …]
/linux/drivers/net/ethernet/intel/e1000e/
H A Ddefines.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 1999 - 2018 Intel Corporation. */
47 #define E1000_CTRL_EXT_IAME 0x08000000 /* Int ACK Auto-mask */
65 #define E1000_RXD_ERR_RXE 0x80 /* Rx Data Error */
101 #define E1000_MANC_SMBUS_EN 0x00000001 /* SMBus Enabled - RO */
102 #define E1000_MANC_ASF_EN 0x00000002 /* ASF Enabled - RO */
126 #define E1000_RCTL_RDMTS_HALF 0x00000000 /* Rx desc min threshold size */
132 #define E1000_RCTL_SZ_2048 0x00000000 /* Rx buffer size 2048 */
133 #define E1000_RCTL_SZ_1024 0x00010000 /* Rx buffer size 1024 */
134 #define E1000_RCTL_SZ_512 0x00020000 /* Rx buffer size 512 */
[all …]
/linux/drivers/net/wireless/ti/wlcore/
H A Dconf.h1 /* SPDX-License-Identifier: GPL-2.0-only */
117 * Range: 0 - 0xFFFFFFFF
122 * Packet detection threshold in the PHY.
130 * after a PS-poll has been transmitted.
132 * Range: 0 - 200000
139 * Range: 0 - 200000
147 * Range: 0 - 4096
152 * The RX Clear Channel Assessment threshold in the PHY
153 * (the energy threshold).
161 * Occupied Rx mem-blocks number which requires interrupting the host
[all …]
H A Dacx.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2008-2009 Nokia Corporation
33 ret = -ENOMEM; in wl1271_acx_wake_up_conditions()
37 wake_up->role_id = wlvif->role_id; in wl1271_acx_wake_up_conditions()
38 wake_up->wake_up_event = wake_up_event; in wl1271_acx_wake_up_conditions()
39 wake_up->listen_interval = listen_interval; in wl1271_acx_wake_up_conditions()
62 ret = -ENOMEM; in wl1271_acx_sleep_auth()
66 auth->sleep_auth = sleep_auth; in wl1271_acx_sleep_auth()
75 wl->sleep_auth = sleep_auth; in wl1271_acx_sleep_auth()
91 return -EINVAL; in wl1271_acx_tx_power()
[all …]
/linux/include/linux/platform_data/
H A Dxilinx-ll-temac.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 bool rxcsum; /* Enable/disable RX checksum */
20 /* Pre-initialized mutex to use for synchronizing indirect
27 u8 tx_irq_timeout; /* TX Interrupt Delay Time-out */
28 u8 tx_irq_count; /* TX Interrupt Coalescing Threshold Count */
29 u8 rx_irq_timeout; /* RX Interrupt Delay Time-out */
30 u8 rx_irq_count; /* RX Interrupt Coalescing Threshold Count */
/linux/drivers/net/ethernet/intel/e1000/
H A De1000_hw.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright(c) 1999 - 2006 Intel Corporation. */
422 /* MAC decode size is 128K - This is the size of BAR0 */
443 (MINIMUM_ETHERNET_FRAME_SIZE - ETHERNET_FCS_SIZE)
461 * o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
472 * o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)
486 * E1000_RAR_ENTRIES - 1 multicast addresses.
503 /* Receive Descriptor - Extended */
511 __le32 mrq; /* Multiple Rx Queues */
529 /* Receive Descriptor - Packet Split */
[all …]
/linux/drivers/net/ethernet/cortina/
H A Dgemini.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
6 * Copyright (C) 2010 Michał Mirosław <mirq-linux@rere.qmqm.pl>
49 * GMAC 0/1 SW TX Q0-5, and GMAC 0/1 HW TX Q0-5
58 #define __RWPTR_PREV(x, mask) (((unsigned int)(x) - 1) & (mask))
59 #define __RWPTR_DISTANCE(r, w, mask) (((unsigned int)(w) - (r)) & (mask))
60 #define __RWPTR_MASK(order) ((1 << (order)) - 1)
145 /* GMAC Hash/Rx/Tx AHB Weighting register */
274 #define TOE_QH_FULL_INT_BIT(x) BIT(x - 32)
321 /* 7:0 Software Free Queue Empty Threshold */
[all …]
/linux/include/soc/fsl/qe/
H A Dimmap_qe.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
22 /* QE I-RAM */
24 __be32 iadd; /* I-RAM Address Register */
25 __be32 idata; /* I-RAM Data Register */
27 __be32 iready; /* I-RAM Ready Register */
63 __be32 cetscr; /* QE time-stamp timer control register */
64 __be32 cetsr1; /* QE time-stamp register 1 */
65 __be32 cetsr2; /* QE time-stamp register 2 */
171 u8 sirarc1; /* SI1 RAM counter Rx TDMA */
172 u8 sirbrc1; /* SI1 RAM counter Rx TDMB */
[all …]
/linux/drivers/net/wireless/ti/wl1251/
H A Dacx.c1 // SPDX-License-Identifier: GPL-2.0
23 return -ENOMEM; in wl1251_acx_frame_rates()
25 rates->tx_ctrl_frame_rate = ctrl_rate; in wl1251_acx_frame_rates()
26 rates->tx_ctrl_frame_mod = ctrl_mod; in wl1251_acx_frame_rates()
27 rates->tx_mgt_frame_rate = mgt_rate; in wl1251_acx_frame_rates()
28 rates->tx_mgt_frame_mod = mgt_mod; in wl1251_acx_frame_rates()
52 return -ENOMEM; in wl1251_acx_station_id()
55 mac->mac[i] = wl->mac_addr[ETH_ALEN - 1 - i]; in wl1251_acx_station_id()
72 return -ENOMEM; in wl1251_acx_default_key()
74 default_key->id = key_id; in wl1251_acx_default_key()
[all …]
/linux/drivers/tty/serial/
H A Datmel_serial.h1 /* SPDX-License-Identifier: GPL-2.0+ */
27 #define ATMEL_US_STTTO BIT(11) /* Start Time-out */
31 #define ATMEL_US_RETTO BIT(15) /* Rearm Time-out */
81 #define ATMEL_US_MODE9 BIT(17) /* 9-bit Character Length */
99 #define ATMEL_US_TIMEOUT BIT(8) /* Receiver Time-out */
126 #define ATMEL_US_RTOR 0x24 /* Receiver Time-out Register for USART */
127 #define ATMEL_UA_RTOR 0x28 /* Receiver Time-out Register for UART */
128 #define ATMEL_US_TO GENMASK(15, 0) /* Time-out Value */
140 #define ATMEL_US_RXRDYM(data) FIELD_PREP(GENMASK(5, 4), (data)) /* RX Ready Mode */
145 #define ATMEL_US_TXFTHRES(thr) FIELD_PREP(GENMASK(13, 8), (thr)) /* TX FIFO Threshold */
[all …]
/linux/drivers/net/wireless/broadcom/b43legacy/
H A Dphy.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 Copyright (c) 2005 Martin Langer <martin-langer@gmx.de>,
14 driver Copyright(c) 2003 - 2004 Intel Corporation.
49 /* OFDM (A) registers of a G-PHY */
51 /* Extended G-PHY registers */
55 /* Extended G-PHY Registers */
57 #define B43legacy_PHY_GTABCTL B43legacy_PHY_EXTG(0x03) /* G-PHY table control (see below) */
58 #define B43legacy_PHY_GTABOFF 0x03FF /* G-PHY table offset (see below) */
59 #define B43legacy_PHY_GTABNR 0xFC00 /* G-PHY table number (see below) */
61 #define B43legacy_PHY_GTABDATA B43legacy_PHY_EXTG(0x04) /* G-PHY table data */
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Dreg.h2 * Copyright (c) 2006-2008 Nick Kossifidis <mickflemm@gmail.com>
3 * Copyright (c) 2004-2008 Reyk Floeter <reyk@openbsd.org>
4 * Copyright (c) 2007-2008 Michael Taylor <mike.taylor@apprion.com>
28 * 5210 - http://nova.stanford.edu/~bbaas/ps/isscc2002_slides.pdf
30 * 5211 - http://www.hotchips.org/archives/hc14/3_Tue/16_mcfarland.pdf
33 * Atheros's ART program (Atheros Radio Test), on ath9k, on legacy-hal
42 * AR5210-Specific TXDP registers
46 #define AR5K_NOQCU_TXDP0 0x0000 /* Queue 0 - data */
47 #define AR5K_NOQCU_TXDP1 0x0004 /* Queue 1 - beacons */
55 #define AR5K_CR_RXE 0x00000004 /* RX Enable */
[all …]

12345678910>>...20