Searched full:queue0 (Results 1 – 25 of 51) sorted by relevance
123
146 queue = pio->queue0; in parse_cookie()402 b43legacy_destroy_pioqueue(pio->queue0); in b43legacy_pio_free()403 pio->queue0 = NULL; in b43legacy_pio_free()415 pio->queue0 = queue; in b43legacy_pio_init()447 b43legacy_destroy_pioqueue(pio->queue0); in b43legacy_pio_init()448 pio->queue0 = NULL; in b43legacy_pio_init()657 pio->queue0->tx_frozen = 1; in b43legacy_pio_freeze_txqueues()669 pio->queue0->tx_frozen = 0; in b43legacy_pio_thaw_txqueues()673 if (!list_empty(&pio->queue0->txqueue)) in b43legacy_pio_thaw_txqueues()674 tasklet_schedule(&pio->queue0->txtask); in b43legacy_pio_thaw_txqueues()
76 queue0 {};82 queue0 {};
101 queue0 {};106 queue0 {};
77 queue0 {93 queue0 {
37 - const: qdma-queue0125 interrupt-names = "qdma-error", "qdma-queue0", "qdma-queue1";
199 queue0 {228 queue0 {274 queue0 {303 queue0 {
244 queue0 {273 queue0 {
249 queue0 {278 queue0 {
349 queue0 {361 queue0 {
390 queue0 {419 queue0 {
334 queue0 {386 queue0 {481 queue0 {533 queue0 {628 queue0 {680 queue0 {
333 queue0 {385 queue0 {479 queue0 {531 queue0 {625 queue0 {677 queue0 {
808 queue0 {836 queue0 {909 queue0 {937 queue0 {
966 queue0 {994 queue0 {1066 queue0 {1094 queue0 {
1201 queue0 {1229 queue0 {1302 queue0 {1330 queue0 {
579 queue0 {616 queue0 {691 queue0 {728 queue0 {803 queue0 {840 queue0 {
75 queue0 {109 queue0 {
321 queue0 {};326 queue0 {};
567 #define AR5K_QCU_TXDP_BASE 0x0800 /* Register Address - Queue0 TXDP */587 #define AR5K_QCU_CBRCFG_BASE 0x08c0 /* Register Address - Queue0 CBRCFG */597 #define AR5K_QCU_RDYTIMECFG_BASE 0x0900 /* Register Address - Queue0 RDYTIMECFG */618 #define AR5K_QCU_MISC_BASE 0x09c0 /* Register Address -Queue0 MISC */640 #define AR5K_QCU_STS_BASE 0x0a00 /* Register Address - Queue0 STS */685 #define AR5K_DCU_QCUMASK_BASE 0x1000 /* Register Address -Queue0 DCU_QCUMASK */692 #define AR5K_DCU_LCL_IFS_BASE 0x1040 /* Register Address -Queue0 DCU_LCL_IFS */706 #define AR5K_DCU_RETRY_LMT_BASE 0x1080 /* Register Address -Queue0 DCU_RETRY_LMT */718 #define AR5K_DCU_CHAN_TIME_BASE 0x10c0 /* Register Address -Queue0 DCU_CHAN_TIME */736 #define AR5K_DCU_MISC_BASE 0x1100 /* Register Address -Queue0 DCU_MISC */
295 queue0 {};300 queue0 {};
1049 queue0 {};1054 queue0 {};1097 queue0 {};1102 queue0 {};
8 * queue0, 2 from queue1, 4 from queue2 and so on.56 } queue0 SEC(".maps"),70 [0] = &queue0,
276 queue0 {};281 queue0 {};
358 queue0 {};370 queue0 {};