Home
last modified time | relevance | path

Searched +full:output +full:- +full:polarity +full:- +full:invert (Results 1 – 25 of 33) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dcanaan,k210-fpioa.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/canaan,k210-fpio
[all...]
/freebsd/sys/contrib/device-tree/Bindings/iio/addac/
H A Dadi,ad74115.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
/freebsd/sys/contrib/device-tree/Bindings/display/ti/
H A Dti,omap3-dss.txt4 See Documentation/devicetree/bindings/display/ti/ti,omap-dss.txt for generic
8 --------
11 - compatible: "ti,omap3-dss"
12 - reg: address and length of the register space
13 - ti,hwmods: "dss_core"
14 - clocks: handle to fclk
15 - clock-names: "fck"
18 - Video ports:
19 - Port 0: DPI output
20 - Port 1: SDI output
[all …]
H A Dti,omap2-dss.txt4 See Documentation/devicetree/bindings/display/ti/ti,omap-dss.txt for generic
8 --------
11 - compatible: "ti,omap2-dss"
12 - reg: address and length of the register space
13 - ti,hwmods: "dss_core"
16 - Video port for DPI output
19 - data-lines: number of lines used
23 -----
26 - compatible: "ti,omap2-dispc"
27 - reg: address and length of the register space
[all …]
H A Dti,omap4-dss.txt4 See Documentation/devicetree/bindings/display/ti/ti,omap-dss.txt for generic
8 --------
11 - compatible: "ti,omap4-dss"
12 - reg: address and length of the register space
13 - ti,hwmods: "dss_core"
14 - clocks: handle to fclk
15 - clock-names: "fck"
18 - DISPC
21 - DSS Submodules: RFBI, VENC, DSI, HDMI
22 - Video port for DPI output
[all …]
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Dcs35l36.txt5 - compatible : "cirrus,cs35l36"
7 - reg : the I2C address of the device for I2C
9 - VA-supply, VP-supply : power supplies for the device,
13 - cirrus,boost-ctl-millivolt : Boost Voltage Value. Configures the boost
14 converter's output voltage in mV. The range is from 2550mV to 12000mV with
18 - cirru
[all...]
H A Dcirrus,cs35l41.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - david.rhodes@cirrus.com
19 - cirrus,cs35l40
20 - cirrus,cs35l41
28 '#sound-dai-cells':
33 reset-gpios:
36 VA-supply:
39 VP-supply:
[all …]
H A Dcirrus,cs42l43.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - patches@opensource.cirrus.com
16 DAC for headphone output, two integrated Class D amplifiers for
21 - $ref: dai-common.yaml#
26 - cirrus,cs42l43
31 vdd-p-supply:
35 vdd-a-supply:
39 vdd-d-supply:
[all …]
H A Deverest,es8326.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - David Yang <yangxiaohua@everest-semi.com>
21 - description: clock for master clock (MCLK)
23 clock-names:
25 - const: mclk
27 "#sound-dai-cells":
30 everest,jack-pol:
33 just the value of reg 57. Bit(3) decides whether the jack polarity is inverted.
[all …]
/freebsd/sys/contrib/device-tree/include/dt-bindings/sound/
H A Dcs35l45.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * cs35l45.h -- CS35L45 ALSA SoC audio driver DT bindings header
12 * cirrus,asp-sdout-hiz-ctrl
14 * TX_HIZ_UNUSED: TX pin high-impedance during unused slots.
15 * TX_HIZ_DISABLED: TX pin high-impedance when all channels disabled.
21 * Optional GPIOX Sub-nodes:
22 * The cs35l45 node can have up to three "cirrus,gpio-ctrlX" ('X' = [1,2,3])
23 * sub-nodes for configuring the GPIO pins.
25 * - gpio-dir : GPIO pin direction. Valid only when 'gpio-ctrl'
27 * 0 = Output
[all …]
/freebsd/sys/contrib/device-tree/Bindings/media/i2c/
H A Dst,st-vgxy61.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/media/i2c/st,st-vgxy61.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Benjamin Mugnier <benjamin.mugnier@foss.st.com>
12 - Sylvain Petinot <sylvain.petinot@foss.st.com>
14 description: |-
15 STMicroelectronics VGxy61 family has a CSI-2 output port. CSI-2 output is a
19 - VG5661 and VG6661 are 1.6 Mpx (1464 x 1104) monochrome and color sensors.
21 - VG5761 and VG6761 are 2.3 Mpx (1944 x 1204) monochrome and color sensors.
[all …]
/freebsd/share/man/man4/
H A Dspigen.436 .Bd -ragged -offset indent
45 .Bd -literal -offset indent
54 device is associated with a single chip-select
56 with that chip-select line asserted.
58 SPI data transfers are inherently bi-directional; there are no separate
67 output buffers.
75 .Bl -tag -width indent
83 .Bd -literal
91 The buffers for the transfer are a previously-mmap'd region.
100 is non-zero, the data appears in the memory region immediately
[all …]
H A Dpwmc.435 .Bd -ragged -offset indent
43 .Bd -literal -offset indent
49 driver provides device-control access to a channel of PWM hardware.
52 device is associated with a single PWM output channel.
84 .Bl -tag -width indent
99 .Bd -literal
107 .Bl -tag -width period
109 The duration, in nanoseconds, of one complete on-off cycle.
113 Flags that affect the output signal can be bitwise-ORed together.
116 .Bl -tag -width PWM_POLARITY_INVERTED -compact
[all …]
/freebsd/usr.sbin/pwm/
H A Dpwm.847 Some PWM hardware supports multiple output channels within a single
62 .Bl -tag -width "-f device"
85 Invert PWM signal polarity
88 .Bl -bullet
91 .Bd -literal
92 pwm -f /dev/pwm/pwmc0.1 -C
97 .Bd -literal
98 pwm -f pwmc1.1 -E -p 50000 -d 25000
106 .Bd -literal
107 pwm -f backlight -d 50%
[all …]
/freebsd/sys/contrib/alpine-hal/
H A Dal_hal_serdes_25g_regs.h9 found at http://www.gnu.org/licenses/gpl-2.0.html
132 /* Bit-wise write enable */
139 * 0x1 – Select inter-macro reference clock from the left side
141 * 0x3 – Select inter-macro reference clock from the right side
156 * 0x2 – Select inter-macro reference clock input from right side
172 * 0x2 – Select inter-macro reference clock input from left side
186 * Program memory acknowledge - Only when the access
193 * Data memory acknowledge - Only when the access
200 * 0 - keep cpu clk as sb clk
205 * 0x0 – OIF CEI-28G-SR
[all …]
H A Dal_hal_serdes_internal_regs.h1 /*-
10 found at http://www.gnu.org/licenses/gpl-2.0.html
48 * 0 - Hard reset is asserted
49 * 1 - Hard reset is de-asserted
58 * 0 - Hard reset is taken from the interface pins
59 * 1 - Hard reset is taken from registers
121 * PMA serial RX-to-TX loop-back enable (from AGC to IO Driver). Serial receive
122 * to transmit loopback: 0 - Disables loopback 1 - Transmits the untimed,
129 * PMA TX-to-RX buffered serial loop-back enable (bypasses IO Driver). Serial
130 * transmit to receive buffered loopback: 0 - Disables loopback 1 - Loops back
[all …]
H A Dal_hal_serdes_hssp_internal_regs.h9 found at http://www.gnu.org/licenses/gpl-2.0.html
47 * 0 - Hard reset is asserted
48 * 1 - Hard reset is de-asserted
57 * 0 - Hard reset is taken from the interface pins
58 * 1 - Hard reset is taken from registers
120 * PMA serial RX-to-TX loop-back enable (from AGC to IO Driver). Serial receive
121 * to transmit loopback: 0 - Disables loopback 1 - Transmits the untimed,
128 * PMA TX-to-RX buffered serial loop-back enable (bypasses IO Driver). Serial
129 * transmit to receive buffered loopback: 0 - Disables loopback 1 - Loops back
130 * the TX serializer output into the CDR
[all …]
/freebsd/sys/contrib/ncsw/inc/Peripherals/
H A Dfm_rtc_ext.h2 * Copyright 2008-2012 Freescale Semiconductor Inc.
76 @Description FM RTC Alarm Polarity Options.
80 …OLARITY_ACTIVE_HIGH = E_FMAN_RTC_ALARM_POLARITY_ACTIVE_HIGH, /**< Active-high output polarity */
81 …M_POLARITY_ACTIVE_LOW = E_FMAN_RTC_ALARM_POLARITY_ACTIVE_LOW /**< Active-low output polarity */
85 @Description FM RTC Trigger Polarity Options.
126 @Param[in] p_FmRtcParam - FM RTC configuration parameters.
139 @Param[in] h_FmRtc - Handle to FM RTC object.
152 @Param[in] h_FmRtc - Handle to FM RTC object.
175 @Param[in] h_FmRtc - Handle to FM RTC object.
176 @Param[in] period - Period in nano-seconds.
[all …]
/freebsd/sys/arm/broadcom/bcm2835/
H A Dbcm2835_pwm.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 2017 Poul-Henning Kamp <phk@FreeBSD.org>
49 {"broadcom,bcm2835-pwm", 1},
50 {"brcm,bcm2835-pwm", 1},
73 bus_space_write_4(_sc->sc_m_bst, _sc->sc_m_bsh, _off, _val)
75 bus_space_read_4(_sc->sc_m_bst, _sc->sc_m_bsh, _off)
77 bus_space_write_4(_sc->sc_c_bst, _sc->sc_c_bsh, _off, _val)
79 bus_space_read_4(_sc->sc_c_bst, _sc->sc_c_bsh, _off)
103 (void)bcm2835_clkman_set_frequency(sc->clkman, BCM_PWM_CLKSRC, 0); in bcm_pwm_reconf()
[all …]
/freebsd/sys/dev/qcom_qup/
H A Dqcom_spi.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
69 { "qcom,spi-qup-v1.1.1", QCOM_SPI_HW_QPI_V1_1 },
70 { "qcom,spi-qup-v2.1.1", QCOM_SPI_HW_QPI_V2_1 },
71 { "qcom,spi-qup-v2.2.1", QCOM_SPI_HW_QPI_V2_2 },
78 * Actually listen to the CS polarity.
84 bool invert = !! (cs & SPIBUS_CS_HIGH); in qcom_spi_set_chipsel() local
88 if (sc->cs_pins[cs] == NULL) { in qcom_spi_set_chipsel()
89 device_printf(sc->sc_dev, in qcom_spi_set_chipsel()
90 "%s: cs=%u, active=%u, invert=%u, no gpio?\n", in qcom_spi_set_chipsel()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/input/
H A Dazoteq,iqs7222.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jeff LaBundy <jeff@labundy.com>
21 - azoteq,iqs7222a
22 - azoteq,iqs7222b
23 - azoteq,iqs7222c
24 - azoteq,iqs7222d
29 irq-gpios:
32 Specifies the GPIO connected to the device's active-low RDY output.
[all …]
/freebsd/share/misc/
H A Dusb_hid_usages4 # - lines that do not start with a white space give the number and name of
6 # - lines that start with a white space give the number and name of
20 0x08 Multi-axis Controller
62 0x90 D-pad Up
63 0x91 D-pad Down
64 0x92 D-pad Right
65 0x93 D-pad Left
75 0xB0 System Display Invert
107 0xB2 Anti-Torque Control
278 0x2D Keyboard - and (underscore)
[all …]
/freebsd/sys/dev/sound/pci/
H A Denvy24.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
29 /* -------------------------------------------------------------------- */
40 #define PCIR_MT 0x1c /* Professional Multi-Track I/O Base Address */
48 #define PCIM_LAC_MPU401 0x0008 /* MPU-401 I/O enable */
60 #define PCIM_LCC_MPUBASE 0x0006 /* MPU-401 base 300h-330h */
68 #define PCIM_SCFG_MPU 0x20 /* 1(0)/2(1) MPU-401 UART(s) */
71 #define PCIM_SCFG_ADC 0x0c /* 1-4 stereo ADC connected */
72 #define PCIM_SCFG_DAC 0x03 /* 1-4 stereo DAC connected */
74 #define PCIR_ACL 0x61 /* AC-Link Configuration Register */
[all …]
/freebsd/sys/dev/cxgb/common/
H A Dcxgb_common.h2 SPDX-License-Identifier: BSD-2-Clause
4 Copyright (c) 2007-2009, Chelsio Inc.
64 enum { /* adapter interrupt-maintained statistics */
141 #define WR_FLITS (TX_DESC_FLITS + 1 - SGE_NUM_GENBITS)
158 unsigned int gpio_out; /* GPIO output settings */
339 /* MC5 modes, these must be non-0 */
398 unsigned int chan_map; /* bitmap of in-use Tx channels */
456 return p->tcam_size; in t3_mc5_size()
470 return p->size; in t3_mc7_size()
581 unsigned long fifo_errors; /* FIFO over/under-flows */
[all …]
/freebsd/sys/contrib/device-tree/src/arm/nvidia/
H A Dtegra30-asus-nexus7-grouper-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include <dt-bindings/input/gpio-keys.h>
4 #include <dt-bindings/input/input.h>
5 #include <dt-bindings/power/summit,smb347-charger.h>
6 #include <dt-bindings/thermal/thermal.h>
9 #include "tegra30-cpu-opp.dtsi"
10 #include "tegra30-cpu-opp-microvolt.dtsi"
11 #include "tegra30-asus-lvds-display.dtsi"
27 * pre-existing /chosen node to be available to insert the
33 trusted-foundations {
[all …]

12