Home
last modified time | relevance | path

Searched full:oscclk (Results 1 – 25 of 28) sorted by relevance

12

/linux/Documentation/devicetree/bindings/clock/
H A Dsamsung,exynos5433-clock.yaml18 - "oscclk" - PLL input clock from XXTI
106 - const: oscclk
126 - const: oscclk
143 - const: oscclk
161 - const: oscclk
187 - const: oscclk
206 - const: oscclk
231 - const: oscclk
283 - const: oscclk
301 - const: oscclk
[all …]
H A Dsamsung,exynos850-clock.yaml20 two external clocks:: OSCCLK (26 MHz) and RTCCLK (32768 Hz). Those external
77 - const: oscclk
94 - const: oscclk
112 - const: oscclk
130 - const: oscclk
151 - const: oscclk
173 - const: oscclk
193 - const: oscclk
212 - const: oscclk
230 - const: oscclk
[all …]
H A Dsamsung,exynosautov9-clock.yaml20 two external clocks:: OSCCLK/XTCXO (26 MHz) and RTCCLK/XrtcXTI (32768 Hz).
21 The external OSCCLK must be defined as fixed-rate clock in dts.
75 - const: oscclk
92 - const: oscclk
110 - const: oscclk
128 - const: oscclk
147 - const: oscclk
168 - const: oscclk
190 - const: oscclk
211 - const: oscclk
[all …]
H A Dsamsung,exynos990-clock.yaml18 is an external clock: OSCCLK (26 MHz). This external clock must be defined
79 - const: oscclk
101 - const: oscclk
122 - const: oscclk
139 - const: oscclk
152 clocks = <&oscclk>,
157 clock-names = "oscclk",
H A Dsamsung,exynos8895-clock.yaml18 is an external clock: OSCCLK (26 MHz). This external clock must be defined
81 - const: oscclk
106 - const: oscclk
132 - const: oscclk
169 - const: oscclk
201 - const: oscclk
218 - const: oscclk
231 clocks = <&oscclk>,
236 clock-names = "oscclk", "bus", "pcie", "ufs", "mmc";
H A Dsamsung,exynos7885-clock.yaml20 is an external clock: OSCCLK (26 MHz). This external clock must be defined
68 - const: oscclk
87 - const: oscclk
111 - const: oscclk
141 - const: oscclk
171 clocks = <&oscclk>,
181 clock-names = "oscclk",
H A Dsamsung,exynos-ext-clock.yaml23 - samsung,exynos5420-oscclk
H A Daxis,artpec8-clock.yaml16 The root clock in that root tree is an external clock: OSCCLK (25 MHz).
/linux/arch/arm64/boot/dts/exynos/
H A Dexynos7885.dtsi161 oscclk: osc-clock { label
164 clock-output-names = "oscclk";
198 clocks = <&oscclk>,
208 clock-names = "oscclk",
225 clocks = <&oscclk>,
229 clock-names = "oscclk",
240 clocks = <&oscclk>;
241 clock-names = "oscclk";
249 clocks = <&oscclk>,
255 clock-names = "oscclk",
H A Dexynos7885-jackpotlte.dts84 &oscclk {
H A Dexynos2200-g0s.dts102 clock-names = "oscclk", "rtcclk", "noc", "dpgtc", "dposc", "usb";
/linux/Documentation/devicetree/bindings/display/samsung/
H A Dsamsung,exynos-hdmi.yaml121 - description: MUX used to switch between oscclk and tmds_clko,
124 - description: MUX used to switch between oscclk and pixel_clko,
139 - const: oscclk
195 "oscclk",
/linux/Documentation/devicetree/bindings/pinctrl/
H A Daspeed,ast2600-pinctrl.yaml143 - OSCCLK
372 - OSCCLK
H A Daspeed,ast2400-pinctrl.yaml116 - OSCCLK
H A Daspeed,ast2500-pinctrl.yaml135 - OSCCLK
/linux/arch/arm/boot/dts/samsung/
H A Dexynos5420-smdk5420.dts35 oscclk {
36 compatible = "samsung,exynos5420-oscclk";
H A Dexynos5422-samsung-k3g.dts32 oscclk {
33 compatible = "samsung,exynos5420-oscclk";
H A Dexynos5420-galaxy-tab-common.dtsi52 oscclk {
53 compatible = "samsung,exynos5420-oscclk";
H A Dexynos5420-arndale-octa.dts41 oscclk {
42 compatible = "samsung,exynos5420-oscclk";
H A Dexynos5422-odroid-core.dtsi36 oscclk {
37 compatible = "samsung,exynos5420-oscclk";
H A Dexynos5420-peach-pit.dts54 oscclk {
55 compatible = "samsung,exynos5420-oscclk";
H A Dexynos5800-peach-pi.dts53 oscclk {
54 compatible = "samsung,exynos5420-oscclk";
/linux/drivers/clk/samsung/
H A Dclk-cpu.c413 /* OSCCLK clock rate, Hz */
490 /* No actions are needed when switching to or from OSCCLK parent */ in exynos850_cpuclk_pre_rate_change()
550 /* No actions are needed when switching to or from OSCCLK parent */ in exynos850_cpuclk_post_rate_change()
/linux/arch/arm64/boot/dts/renesas/
H A Dr9a09g011.dtsi311 clock-names = "pclk", "oscclk";
/linux/drivers/gpu/drm/exynos/
H A Dexynos_hdmi.c642 "oscclk", "tmds_clko", "tmds_clko_user",
643 "oscclk", "pixel_clko", "pixel_clko_user"

12