| /linux/Documentation/devicetree/bindings/spi/ |
| H A D | marvell,orion-spi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/spi/marvell,orion-spi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Orion SPI controller 10 - Andrew Lunn <andrew@lunn.ch> 11 - Gregory CLEMENT <gregory.clement@bootlin.com> 14 - $ref: /schemas/spi/spi-controller.yaml# 19 - enum: 20 - marvell,orion-spi [all …]
|
| /linux/arch/arm/boot/dts/marvell/ |
| H A D | orion5x.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 2 // Copyright (C) 2012 Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 7 #address-cells = <1>; 8 #size-cells = <1>; 11 interrupt-parent = <&intc>; 18 #address-cells = <2>; 19 #size-cells = <1>; 22 devbus_bootcs: devbus-bootcs { 23 compatible = "marvell,orion-devbus"; 26 #address-cells = <1>; [all …]
|
| H A D | kirkwood.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/gpio/gpio.h> 8 #address-cells = <1>; 9 #size-cells = <1>; 11 interrupt-parent = <&intc>; 14 #address-cells = <1>; 15 #size-cells = <0>; 22 clock-names = "cpu_clk", "ddrclk", "powersave"; 33 compatible = "marvell,kirkwood-mbus", "simple-bus"; [all …]
|
| H A D | armada-375.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Gregory CLEMENT <gregory.clement@free-electrons.com> 8 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/interrupt-controller/irq.h> 13 #include <dt-bindings/phy/phy.h> 18 #address-cells = <1>; 19 #size-cells = <1>; 35 compatible = "fixed-clock"; 36 #clock-cells = <0>; [all …]
|
| H A D | armada-370.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 15 #include "armada-370-xp.dtsi" 18 #address-cells = <1>; 19 #size-cells = <1>; 22 compatible = "marvell,armada370", "marvell,armada-370-xp"; 31 compatible = "marvell,armada370-mbus", "simple-bus"; 39 compatible = "marvell,armada-370-pcie"; 43 #address-cells = <3>; [all …]
|
| H A D | dove.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/gpio/gpio.h> 3 #include <dt-bindings/interrupt-controller/irq.h> 8 #address-cells = <1>; 9 #size-cells = <1>; 12 interrupt-parent = <&intc>; 21 #address-cells = <1>; 22 #size-cells = <0>; 25 compatible = "marvell,pj4a", "marvell,sheeva-v7"; 27 next-level-cache = <&l2>; [all …]
|
| H A D | armada-xp.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 16 #include "armada-370-xp.dtsi" 19 #address-cells = <2>; 20 #size-cells = <2>; 23 compatible = "marvell,armadaxp", "marvell,armada-370-xp"; 31 compatible = "marvell,armadaxp-mbus", "simple-bus"; 38 internal-regs { 40 compatible = "marvell,armada-xp-sdram-controller"; [all …]
|
| H A D | armada-38x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 18 #address-cells = <1>; 19 #size-cells = <1>; 32 compatible = "arm,cortex-a9-pmu"; 33 interrupts-extended = <&mpic 3>; 37 compatible = "marvell,armada380-mbus", "simple-bus"; [all …]
|
| H A D | armada-xp-98dx3236.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 11 #include "armada-370-xp.dtsi" 14 #address-cells = <2>; 15 #size-cells = <2>; 18 compatible = "marvell,armadaxp-98dx3236", "marvell,armada-370-xp"; 27 #address-cells = <1>; 28 #size-cells = <0>; 29 enable-method = "marvell,98dx3236-smp"; 33 compatible = "marvell,sheeva-v7"; 36 clock-latency = <1000000>; [all …]
|
| H A D | armada-39x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 16 #address-cells = <1>; 17 #size-cells = <1>; 31 #address-cells = <1>; 32 #size-cells = <0>; 33 enable-method = "marvell,armada-390-smp"; 37 compatible = "arm,cortex-a9"; [all …]
|
| H A D | armada-370-xp.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 20 compatible = "marvell,armada-370-xp"; 28 #address-cells = <1>; 29 #size-cells = <0>; 31 compatible = "marvell,sheeva-v7"; 38 compatible = "arm,cortex-a9-pmu"; 39 interrupts-extended = <&mpic 3>; 43 #address-cells = <2>; [all …]
|
| /linux/arch/arm/mach-orion5x/ |
| H A D | board-dt.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright 2012 (C), Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 5 * arch/arm/mach-orion5x/board-dt.c 23 #include "bridge-regs.h" 27 OF_DEV_AUXDATA("marvell,orion-spi", 0xf1010600, "orion_spi.0", NULL), 28 OF_DEV_AUXDATA("marvell,mv64xxx-i2c", 0xf1011000, "mv64xxx_i2c.0", 30 OF_DEV_AUXDATA("marvell,orion-wdt", 0xf1020300, "orion_wdt", NULL), 31 OF_DEV_AUXDATA("marvell,orion-sata", 0xf1080000, "sata_mv.0", NULL), 32 OF_DEV_AUXDATA("marvell,orion-crypto", 0xf1090000, "mv_crypto", NULL), 42 printk(KERN_INFO "Orion ID: %s. TCLK=%d.\n", dev_name, orion5x_tclk); in orion5x_dt_init() [all …]
|
| H A D | common.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * arch/arm/mach-orion5x/common.c 5 * Core functions for Marvell Orion 5x SoCs 14 #include <linux/dma-mapping.h> 19 #include <linux/clk-provider.h> 27 #include <linux/platform_data/mtd-orion_nand.h> 28 #include <linux/platform_data/usb-ehci-orion.h> 32 #include "bridge-regs.h" 122 * SPI 181 .id = -1, [all …]
|
| /linux/arch/arm/plat-orion/ |
| H A D | common.c | 2 * arch/arm/plat-orion/common.c 4 * Marvell Orion SoC common setup code used by multiple mach-/common.c 14 #include <linux/dma-mapping.h> 21 #include <linux/platform_data/dma-mv_xor.h> 22 #include <linux/platform_data/usb-ehci-orion.h> 33 /* Create clkdev entries for all orion platforms except kirkwood. 35 its own clkdev entries. For all the other orion devices, create 57 device->resource = resources; in fill_resources() 58 device->num_resources = 1; in fill_resources() 72 device->num_resources++; in fill_resources_irq() [all …]
|
| /linux/Documentation/devicetree/bindings/rtc/ |
| H A D | trivial-rtc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/rtc/trivial-rtc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Alexandre Belloni <alexandre.belloni@bootlin.com> 18 - $ref: rtc.yaml# 23 # AB-RTCMC-32.768kHz-B5ZE-S3: Real Time Clock/Calendar Module with I2C Interface 24 - abracon,abb5zes3 25 # AB-RTCMC-32.768kHz-EOZ9: Real Time Clock/Calendar Module with I2C Interface 26 - abracon,abeoz9 [all …]
|
| /linux/drivers/spi/ |
| H A D | spi-mt7621.c | 1 // SPDX-License-Identifier: GPL-2.0 3 // spi-mt7621.c -- MediaTek MT7621 SPI controller driver 6 // Copyright (C) 2011-2013 Gabor Juhos <juhosg@openwrt.org> 7 // Copyright (C) 2014-2015 Felix Fietkau <nbd@nbd.name> 9 // Some parts are based on spi-orion.c: 11 // Copyright (C) 2007-2008 Marvell Ltd. 21 #include <linux/spi/spi.h> 23 #define DRIVER_NAME "spi-mt7621" 65 static inline struct mt7621_spi *spidev_to_mt7621_spi(struct spi_device *spi) in spidev_to_mt7621_spi() argument 67 return spi_controller_get_devdata(spi->controller); in spidev_to_mt7621_spi() [all …]
|
| /linux/drivers/memory/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 42 Used to configure the EBI (external bus interface) when the device- 68 bool "Baikal-T1 CM2 L2-RAM Cache Control Block" 72 Baikal-T1 CPU is based on the MIPS P5600 Warrior IP-core. The CPU 73 resides Coherency Manager v2 with embedded 1MB L2-cache. It's 75 tags and way-select latencies of RAM access. This driver provides a 76 dt properties-based and sysfs interface for it. 85 is intended to provide a glue-less interface to a variety of 99 functions of the driver includes re-configuring AC timing 135 the EMIF PM code must run from on-chip SRAM late in the suspend [all …]
|
| /linux/arch/arm/mach-dove/ |
| H A D | common.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * arch/arm/mach-dove/common.c 8 #include <linux/clk-provider.h> 9 #include <linux/dma-mapping.h> 12 #include <linux/platform_data/dma-mv_xor.h> 13 #include <linux/platform_data/usb-ehci-orion.h> 16 #include <asm/hardware/cache-tauros2.h> 23 #include "bridge-regs.h" 27 /* These can go away once Dove uses the mvebu-mbus DT binding */ 113 orion_clkdev_add(NULL, "orion-ehci.0", usb0); in dove_clk_init() [all …]
|
| /linux/drivers/gpio/ |
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 50 this symbol, but new drivers should use the generic gpio-regmap 60 non-sleeping contexts. They can make bitbanged serial protocols 81 numberspace-based functionalities of the sysfs interface. 120 undefined GPIO reference, this is primarily used by SPI to allow a 122 controlled the SPI device's internal chip select mechanism and not 127 # This symbol is selected by both I2C and SPI expanders 137 Enables support for the idio-16 library functions. The idio-16 library 139 ACCES IDIO-16 family such as the 104-IDIO-16 and the PCI-IDIO-16. 141 If built as a module its name will be gpio-idio-16. [all …]
|
| /linux/ |
| H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|
| H A D | CREDITS | 1 This is at least a partial credits-file of people that have 4 scripts. The fields are: name (N), email (E), web-address 6 snail-mail address (S). 10 ---------- 51 D: in-kernel DRM Maintainer 76 E: tim_alpaerts@toyota-motor-europe.com 80 S: B-2610 Wilrijk-Antwerpen 85 W: http://www-stu.christs.cam.ac.uk/~aia21/ 106 D: Maintainer of ide-cd and Uniform CD-ROM driver, 107 D: ATAPI CD-Changer support, Major 2.1.x CD-ROM update. [all …]
|