Home
last modified time | relevance | path

Searched +full:on +full:- +full:chip (Results 1 – 25 of 1050) sorted by relevance

12345678910>>...42

/linux/drivers/usb/typec/tcpm/
H A Dfusb302.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2016-2017 Google, Inc
5 * Fairchild FUSB302 Type-C Chip Driver
38 * for the current capability offered by the SRC. As FUSB302 chip fires
39 * the BC_LVL interrupt on PD signalings, cc lvl should be handled after
40 * a delay to avoid measuring on PD activities. The delay is slightly
41 * longer than PD_T_PD_DEBPUNCE (10-20ms).
92 /* lock for sharing chip states */
95 /* chip status */
127 static bool fusb302_log_full(struct fusb302_chip *chip) in fusb302_log_full() argument
[all …]
/linux/drivers/media/usb/gspca/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
4 depends on VIDEO_DEV
5 depends on INPUT || INPUT=n
9 on the GSPCA framework.
11 See <file:Documentation/admin-guide/media/gspca-cardlist.rst> for more info.
23 depends on VIDEO_DEV && USB_GSPCA
32 depends on VIDEO_DEV && USB_GSPCA
34 Say Y here if you want support for cameras based on the Conexant chip.
41 depends on VIDEO_DEV && USB_GSPCA
43 Say Y here if you want support for USB cameras based on the cpia
[all …]
/linux/tools/perf/pmu-events/arch/powerpc/power10/
H A Ddatasource.json10 "BriefDescription": "All L1 D cache load references counted at finish, gated by reject. In P9 and earlier this event counted only cacheable loads but in P10 both cacheable and non-cacheable loads are included."
40 "BriefDescription": "All successful D-Side Load dispatches for this thread that missed in the L2. Since the event happens in a 2:1 clock domain and is time-sliced across all 4 threads, the event count should be multiplied by 2."
45 "BriefDescription": "All successful D-Side Store dispatches for this thread that missed in the L2. Since the event happens in a 2:1 clock domain and is time-sliced across all 4 threads, the event count should be multiplied by 2."
50 "BriefDescription": "All successful D-side store dispatches for this thread that were L2 hits. Since the event happens in a 2:1 clock domain and is time-sliced across all 4 threads, the event count should be multiplied by 2."
55 "BriefDescription": "All successful instruction (demand and prefetch) dispatches for this thread that missed in the L2. Since the event happens in a 2:1 clock domain and is time-sliced across all 4 threads, the event count should be multiplied by 2."
120 "BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict on ld-hi
[all...]
/linux/drivers/pwm/
H A Dpwm-pca9685.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for PCA9685 16-channel 12-bit PWM LED controller
8 * based on the pwm-twl-led.c driver
26 * Because the PCA9685 has only one prescaler per chip, only the first channel
88 static inline struct pca9685 *to_pca(struct pwm_chip *chip) in to_pca() argument
90 return pwmchip_get_drvdata(chip); in to_pca()
97 if (bitmap_empty(pca->pwms_enabled, PCA9685_MAXCHAN + 1)) in pca9685_prescaler_can_change()
100 if (bitmap_weight(pca->pwms_enabled, PCA9685_MAXCHAN + 1) > 1) in pca9685_prescaler_can_change()
106 return test_bit(channel, pca->pwms_enabled); in pca9685_prescaler_can_change()
109 static int pca9685_read_reg(struct pwm_chip *chip, unsigned int reg, unsigned int *val) in pca9685_read_reg() argument
[all …]
/linux/drivers/mtd/nand/raw/
H A Dnand_micron.c1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * Author: Boris Brezillon <boris.brezillon@free-electrons.com>
15 * corrected by on-die ECC and should be rewritten.
20 * On chips with 8-bit ECC and additional bit can be used to distinguish
24 * ----- ----- ----- -----------
27 * 0 1 0 4 - 6 errors corrected, recommend rewrite
29 * 1 0 0 1 - 3 errors corrected
31 * 1 1 0 7 - 8 errors corrected, recommend rewrite
69 static int micron_nand_setup_read_retry(struct nand_chip *chip, int retry_mode) in micron_nand_setup_read_retry() argument
73 return nand_set_features(chip, ONFI_FEATURE_ADDR_READ_RETRY, feature); in micron_nand_setup_read_retry()
[all …]
/linux/tools/perf/pmu-events/arch/s390/cf_z16/
H A Dextended.json3 "Unit": "CPU-M-CF",
6 "BriefDescription": "L1D Read-only Exclusive Writes",
7 …blicDescription": "A directory write to the Level-1 Data cache where the line was originally in a …
10 "Unit": "CPU-M-CF",
14 …) and the request was made by the Level-1 Data cache. This is a replacement for what was provided …
17 "Unit": "CPU-M-CF",
21 …-1 Data cache. Incremented by one for every TLB2 miss in progress for the Level-1 Data cache on th…
24 "Unit": "CPU-M-CF",
28 … into the Combined Region and Segment Table Entry array in the Level-2 TLB for a one-megabyte page…
31 "Unit": "CPU-M-CF",
[all …]
/linux/tools/perf/pmu-events/arch/powerpc/power8/
H A Dfrontend.json47 "BriefDescription": "Number of I-ERAT reloads",
59 "BriefDescription": "IERAT Miss (Not implemented as DI on POWER6)",
71 …"BriefDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for an instru…
72 …"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was chip pum…
89 …oaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), …
90 …oaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), …
95 …eloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), …
96 …eloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), …
101 …"BriefDescription": "The processor's Instruction cache was reloaded from another chip's L4 on a di…
102 …"PublicDescription": "The processor's Instruction cache was reloaded from another chip's L4 on a d…
[all …]
H A Dother.json11 …"BriefDescription": "Cycles in 2-lpar mode. Threads 0-3 belong to Lpar0 and threads 4-7 belong to …
17 …cles in 4 LPAR mode. Threads 0-1 belong to lpar0, threads 2-3 belong to lpar1, threads 4-5 belong …
23 …"BriefDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for all data …
24 …"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was chip pum…
36 … got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump w…
41 …"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a…
42 …urced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump w…
65 …ump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the origi…
66 …(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group…
71 …"BriefDescription": "Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group…
[all …]
H A Dcache.json5 …oaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), …
6 …oaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), …
11 …eloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), …
12 …eloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), …
17 …"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different…
18 …"PublicDescription": "The processor's data cache was reloaded from another chip's L4 on a differen…
29 "BriefDescription": "Demand LD - L2 Miss (not L2 hit)",
53 …ata cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to a …
54 …ata cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to ei…
71 "BriefDescription": "Demand LD - L3 Miss (not L2 hit and not L3 hit)",
[all …]
/linux/drivers/hte/
H A Dhte.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2021-2022 NVIDIA Corporation
32 * struct hte_ts_info - Information related to requested timestamp.
71 * struct hte_device - HTE abstract device
77 * @chip: HTE chip providing this HTE device.
87 struct hte_chip *chip; member
107 const struct hte_chip *chip = gdev->chip; in hte_chip_dbgfs_init() local
108 const char *name = chip->name ? chip->name : dev_name(chip->dev); in hte_chip_dbgfs_init()
110 gdev->dbg_root = debugfs_create_dir(name, hte_root); in hte_chip_dbgfs_init()
112 debugfs_create_atomic_t("ts_requested", 0444, gdev->dbg_root, in hte_chip_dbgfs_init()
[all …]
/linux/sound/pci/echoaudio/
H A Decho3g_dsp.c3 Copyright Echo Digital Audio Corporation (c) 1998 - 2004
21 Foundation, Inc., 59 Temple Place - Suite 330, Boston,
22 MA 02111-1307, USA.
26 Translation from C++ and adaptation for use in ALSA-Driver
31 static int load_asic(struct echoaudio *chip);
32 static int dsp_set_digital_mode(struct echoaudio *chip, u8 mode);
33 static int set_digital_mode(struct echoaudio *chip, u8 mode);
34 static int check_asic_status(struct echoaudio *chip);
35 static int set_sample_rate(struct echoaudio *chip, u32 rate);
36 static int set_input_clock(struct echoaudio *chip, u16 clock);
[all …]
/linux/kernel/irq/
H A Dchip.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 1992, 1998-2006 Linus Torvalds, Ingo Molnar
4 * Copyright (C) 2005-2006, Thomas Gleixner, Russell King
6 * This file contains the core interrupt handling code, for irq-chip based
8 * Documentation/core-api/genericirq.rst
29 * Chained handlers should never call action on their IRQ. This default
37 * irq_set_chip - se
41 irq_set_chip(unsigned int irq,const struct irq_chip * chip) irq_set_chip() argument
445 struct irq_chip *chip = desc->irq_data.chip; unmask_threaded_irq() local
657 cond_unmask_eoi_irq(struct irq_desc * desc,struct irq_chip * chip) cond_unmask_eoi_irq() argument
689 struct irq_chip *chip = desc->irq_data.chip; handle_fasteoi_irq() local
753 struct irq_chip *chip = irq_desc_get_chip(desc); handle_fasteoi_nmi() local
851 struct irq_chip *chip = irq_desc_get_chip(desc); handle_edge_eoi_irq() local
896 struct irq_chip *chip = irq_desc_get_chip(desc); handle_percpu_irq() local
926 struct irq_chip *chip = irq_desc_get_chip(desc); handle_percpu_devid_irq() local
969 struct irq_chip *chip = irq_desc_get_chip(desc); handle_percpu_devid_fasteoi_nmi() local
1090 irq_set_chip_and_handler_name(unsigned int irq,const struct irq_chip * chip,irq_flow_handler_t handle,const char * name) irq_set_chip_and_handler_name() argument
1147 struct irq_chip *chip; irq_cpu_online() local
1177 struct irq_chip *chip; irq_cpu_offline() local
1214 struct irq_chip *chip = desc->irq_data.chip; handle_fasteoi_ack_irq() local
1265 struct irq_chip *chip = desc->irq_data.chip; handle_fasteoi_mask_irq() local
1508 irq_chip_set_wake_parent(struct irq_data * data,unsigned int on) irq_chip_set_wake_parent() argument
[all...]
/linux/drivers/mtd/maps/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
2 menu "Mapping drivers for chip access"
3 depends on MTD!=n
4 depends on HAS_IOMEM
7 bool "Support non-linear mappings of flash chips"
9 This causes the chip drivers to allow for complicated
14 depends on MTD_CFI || MTD_JEDECPROBE || MTD_ROM || MTD_RAM || MTD_LPDDR
19 the physical address and size of the flash chips on your
21 with config options or at run-time.
28 depends on MTD_PHYSMAP
[all …]
/linux/drivers/isdn/hardware/mISDN/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
9 depends on MISDN
10 depends on PCI
12 Enable support for cards with Cologne Chip AG's
13 HFC PCI chip.
16 tristate "Support for HFC multiport cards (HFC-4S/8S/E1)"
17 depends on (PCI || CPM1) && HAS_IOPORT
18 depends on MISDN
20 Enable support for cards with Cologne Chip AG's HFC multiport
21 chip. There are three types of chips that are quite similar,
[all …]
/linux/sound/soc/mediatek/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
7 tristate "ASoC support for Mediatek MT2701 chip"
8 depends on ARCH_MEDIATEK
18 depends on SND_SOC_MT2701 && I2C
29 depends on SND_SOC_MT2701 && I2C
38 tristate "ASoC support for Mediatek MT6797 chip"
39 depends on ARCH_MEDIATE
[all...]
/linux/tools/perf/pmu-events/arch/powerpc/power9/
H A Dtranslation.json15 …data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a dema…
20 "BriefDescription": "Double-Precion or Quad-Precision instruction completed"
25 …"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the …
35 …o the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as…
60 …the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), …
75 …to the TLB either shared or modified data from another core's L2/L3 on the same chip due to a inst…
80 …tion cache was reloaded with Shared (S) data from another core's L2 on the same chip due to an ins…
95 …ta cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a dema…
100 …"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same…
130 "BriefDescription": "Demand LD - L2 Miss (not L2 hit)"
[all …]
H A Dmarked.json20 …was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a data…
25 …"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the sam…
30 …"BriefDescription": "Completion stall by Dcache miss which resolved from remote chip (cache or mem…
60 …"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's L4 cache due…
70 …loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a mark…
95 …aded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a mark…
100 …loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a data…
120 …tion": "The processor's Instruction cache was reloaded from another chip's memory on the same Node…
130 …"BriefDescription": "The processor's data cache was reloaded from the local chip's Memory due to a…
145 …"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a…
[all …]
/linux/drivers/rtc/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
16 depends on !S390
26 bool "Set system time from RTC on startup and resume"
35 depends on RTC_HCTOSYS
44 This clock should be battery-backed, so that it reads the correct
45 time when the system boots from a power-off state. Otherwise, your
54 bool "Set the RTC time based on NTP synchronization"
63 depends on RTC_SYSTOHC
80 depends on KUNIT
93 backed) storage present on RTCs.
[all …]
/linux/drivers/leds/
H A Dleds-an30259a.c1 // SPDX-License-Identifier: GPL-2.0+
3 // Driver for Panasonic AN30259A 3-channel LED driver
24 #define AN30259A_LED_EN(x) BIT((x) - 1)
25 #define AN30259A_LED_SLOPE(x) BIT(((x) - 1) + 4)
27 #define AN30259A_REG_LEDCC(x) (0x03 + ((x) - 1))
30 #define AN30259A_REG_SLOPE(x) (0x06 + ((x) - 1))
34 #define AN30259A_REG_LEDCNT1(x) (0x09 + (4 * ((x) - 1)))
38 #define AN30259A_REG_LEDCNT2(x) (0x0A + (4 * ((x) - 1)))
43 #define AN30259A_REG_LEDCNT3(x) (0x0B + (4 * ((x) - 1)))
47 #define AN30259A_REG_LEDCNT4(x) (0x0C + (4 * ((x) - 1)))
[all …]
/linux/drivers/leds/rgb/
H A Dleds-ktd202x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Datasheet: https://www.kinet-ic.com/uploads/KTD2026-7-04h.pdf
11 #include <linux/led-class-multicolor.h>
50 /* Register 2-3 */
63 /* Register 6-9 */
88 struct ktd202x *chip; member
106 static int ktd202x_chip_disable(struct ktd202x *chip) in ktd202x_chip_disable() argument
110 if (!chip->enabled) in ktd202x_chip_disable()
113 regmap_write(chip->regmap, KTD202X_REG_RESET_CONTROL, KTD202X_ENABLE_CTRL_SLEEP); in ktd202x_chip_disable()
115 ret = regulator_bulk_disable(ARRAY_SIZE(chip->regulators), chip->regulators); in ktd202x_chip_disable()
[all …]
/linux/drivers/net/dsa/mv88e6xxx/
H A Dsmi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
10 #include "chip.h"
13 /* The switch ADDR[4:1] configuration pins define the chip SMI device address
16 * When ADDR is all zero, the chip uses Single-chip Addressing Mode, assuming it
20 * When ADDR is non-zero, the chip uses Multi-chip Addressing Mode, allowing
26 * addresses, allowing two to coexist on the same SMI interface.
29 static int mv88e6xxx_smi_direct_read(struct mv88e6xxx_chip *chip, in mv88e6xxx_smi_direct_read() argument
34 ret = mdiobus_read_nested(chip->bus, dev, reg); in mv88e6xxx_smi_direct_read()
43 static int mv88e6xxx_smi_direct_write(struct mv88e6xxx_chip *chip, in mv88e6xxx_smi_direct_write() argument
48 ret = mdiobus_write_nested(chip->bus, dev, reg, data); in mv88e6xxx_smi_direct_write()
[all …]
/linux/drivers/gpio/
H A Dgpio-zynqmp-modepin.c1 // SPDX-License-Identifier: GPL-2.0
3 * Driver for the ps-mode pin configuration.
16 #include <linux/firmware/xlnx-zynqmp.h>
18 /* 4-bit boot mode pins */
22 * modepin_gpio_get_value - Get the state of the specified pin of GPIO device
23 * @chip: gpio_chip instance to be worked on
28 * Return: 0 if the pin is low, 1 if pin is high, -EINVAL wrong pin configured
31 static int modepin_gpio_get_value(struct gpio_chip *chip, unsigned int pin) in modepin_gpio_get_value() argument
50 * modepin_gpio_set_value - Modify the state of the pin with specified value
51 * @chip: gpio_chip instance to be worked on
[all …]
/linux/Documentation/userspace-api/media/v4l/
H A Dvidioc-dbg-g-chip-info.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
13 VIDIOC_DBG_G_CHIP_INFO - Identify the chips on a TV card
40 query the driver about the chips present on the TV card. Regular
41 applications must not use it. When you found a chip specific bug, please
42 contact the linux-media mailing list
52 :ref:`VIDIOC_DBG_G_CHIP_INFO` with a pointer to this structure. On success
53 the driver stores information about the selected chip in the ``name``
57 selects the nth bridge 'chip' on the TV card. You can enumerate all
60 zero always selects the bridge chip itself, e. g. the chip connected to
61 the PCI or USB bus. Non-zero numbers identify specific parts of the
[all …]
/linux/sound/pci/
H A Datiixp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
27 static int index = SNDRV_DEFAULT_IDX1; /* Index 0-MAX */
32 static int ac97_codec = -1;
45 MODULE_PARM_DESC(spdif_aclink, "S/PDIF over AC-link.");
143 #define ATI_REG_OUT_DMA_SLOT_BIT(x) (1U << ((x) - 3))
169 #define ATI_REG_6CH_REORDER_EN (1U<<0) /* 3,4,7,8,6,9 -> 3,4,6,9,7,8 */
219 void (*enable_dma)(struct atiixp *chip, int on);
221 void (*enable_transfer)(struct atiixp *chip, int on);
223 void (*flush_dma)(struct atiixp *chip);
239 int ac97_pcm_type; /* index # of ac97_pcm to access, -1 = not used */
[all …]
/linux/drivers/char/tpm/
H A Dtpm2-cmd.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Maintained by: <tpmdd-devel@lists.sourceforge.net>
25 int tpm2_get_timeouts(struct tpm_chip *chip) in tpm2_get_timeouts() argument
28 chip->timeout_a = msecs_to_jiffies(TPM2_TIMEOUT_A); in tpm2_get_timeouts()
29 chip->timeout_b = msecs_to_jiffies(TPM2_TIMEOUT_B); in tpm2_get_timeouts()
30 chip->timeout_c = msecs_to_jiffies(TPM2_TIMEOUT_C); in tpm2_get_timeouts()
31 chip->timeout_d = msecs_to_jiffies(TPM2_TIMEOUT_D); in tpm2_get_timeouts()
34 chip->duration[TPM_SHORT] = msecs_to_jiffies(TPM2_DURATION_SHORT); in tpm2_get_timeouts()
35 chip->duration[TPM_MEDIUM] = msecs_to_jiffies(TPM2_DURATION_MEDIUM); in tpm2_get_timeouts()
36 chip->duration[TPM_LONG] = msecs_to_jiffies(TPM2_DURATION_LONG); in tpm2_get_timeouts()
[all …]

12345678910>>...42