/linux/arch/arm/boot/dts/marvell/ |
H A D | pxa910.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/clock/marvell,pxa910.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 22 #address-cells = <1>; 23 #size-cells = <1>; 24 compatible = "simple-bus"; 25 interrupt-parent = <&intc>; 28 L2: l2-cache { 29 compatible = "marvell,tauros2-cache"; [all …]
|
H A D | pxa168.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/clock/marvell,pxa168.h> 10 #address-cells = <1>; 11 #size-cells = <1>; 22 #address-cells = <1>; 23 #size-cells = <1>; 24 compatible = "simple-bus"; 25 interrupt-parent = <&intc>; 29 compatible = "mrvl,axi-bus", "simple-bus"; 30 #address-cells = <1>; [all …]
|
H A D | mmp2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/clock/marvell,mmp2.h> 8 #include <dt-bindings/power/marvell,mmp2.h> 9 #include <dt-bindings/clock/marvell,mmp2-audio.h> 12 #address-cells = <1>; 13 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <1>; 27 compatible = "simple-bus"; 28 interrupt-parent = <&intc>; [all …]
|
H A D | mmp3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 6 #include <dt-bindings/clock/marvell,mmp2.h> 7 #include <dt-bindings/power/marvell,mmp2.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 #address-cells = <1>; 16 #size-cells = <0>; 17 enable-method = "marvell,mmp3-smp"; 22 next-level-cache = <&l2>; [all …]
|
/linux/Documentation/devicetree/bindings/gpio/ |
H A D | mrvl-gpio.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/gpio/mrvl-gpio.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell PXA GPIO controller 10 - Linus Walleij <linus.walleij@linaro.org> 11 - Bartosz Golaszewski <bgolaszewski@baylibre.com> 12 - Rob Herring <robh@kernel.org> 15 - if: 20 - intel,pxa25x-gpio [all …]
|
/linux/Documentation/devicetree/bindings/serial/ |
H A D | 8250.yaml | 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - devicetree@vger.kernel.org 13 - $ref: serial.yaml# 14 - $ref: /schemas/memory-controllers/mc-peripheral-props.yaml# 15 - if: 17 - required: 18 - aspeed,lpc-io-reg 19 - required: 20 - aspeed,lpc-interrupts [all …]
|
/linux/drivers/irqchip/ |
H A D | irq-mmp.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * linux/arch/arm/mach-mmp/irq.c 5 * Generic IRQ handling, GPIO IRQ demultiplexing, etc. 6 * Copyright (C) 2008 - 2012 Marvell Technology Group Ltd. 69 struct irq_domain *domain = d->domain; in icu_mask_ack_irq() 70 struct icu_chip_data *data = (struct icu_chip_data *)domain->host_data; in icu_mask_ack_irq() 74 hwirq = d->irq - data->virq_base; in icu_mask_ack_irq() 77 r &= ~data->conf_mask; in icu_mask_ack_irq() 78 r |= data->conf_disable; in icu_mask_ack_irq() 82 if ((data->virq_base == data->clr_mfp_irq_base) in icu_mask_ack_irq() [all …]
|
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-$(CONFIG_IRQCHIP) += irqchip.o 4 obj-$(CONFIG_AL_FIC) += irq-al-fic.o 5 obj-$(CONFIG_ALPINE_MSI) += irq-alpine-msi.o 6 obj-$(CONFIG_ATH79) += irq-ath79-cpu.o 7 obj-$(CONFIG_ATH79) += irq-ath79-misc.o 8 obj-$(CONFIG_ARCH_BCM2835) += irq-bcm2835.o 9 obj-$(CONFIG_ARCH_BCM2835) += irq-bcm2836.o 10 obj-$(CONFIG_ARCH_ACTIONS) += irq-owl-sirq.o 11 obj-$(CONFIG_DAVINCI_CP_INTC) += irq-davinci-cp-intc.o [all …]
|
/linux/drivers/usb/phy/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 42 depends on USB_GADGET || !USB_GADGET # if USB_GADGET=m, NOP can't be built-in 46 built-in with usb ip or which are autonomous and doesn't require any 73 The definition of internal PHY APIs are in the mach-omap2 layer. 76 tristate "GPIO based peripheral-only VBUS sensing 'transceiver'" 82 Provides simple GPIO VBUS sensing for controllers with an 84 optionally control of a D+ pullup GPIO as well as a VBUS 98 will be called phy-omap-otg. 127 module will be called phy-isp1301. 136 driver in kernel (including PXA and MMP series). This driver
|
/linux/drivers/gpio/ |
H A D | gpio-pxa.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * linux/arch/arm/plat-pxa/gpio.c 5 * Generic PXA GPIO handling 14 #include <linux/gpio/driver.h> 15 #include <linux/gpio-pxa.h> 33 * BANK 0 - 0x0000 0x000C 0x0018 0x0024 0x0030 0x003C 0x0048 34 * BANK 1 - 0x0004 0x0010 0x001C 0x0028 0x0034 0x0040 0x004C 35 * BANK 2 - 0x0008 0x0014 0x0020 0x002C 0x0038 0x0044 0x0050 37 * BANK 3 - 0x0100 0x010C 0x0118 0x0124 0x0130 0x013C 0x0148 38 * BANK 4 - 0x0104 0x0110 0x011C 0x0128 0x0134 0x0140 0x014C [all …]
|
/linux/drivers/pinctrl/mvebu/ |
H A D | pinctrl-armada-cp110.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 19 #include "pinctrl-mvebu.h" 22 * Even if the pin controller is the same the MMP available depend on the SoC 24 * - In Armada7K (single CP) almost all the MPPs are available (except the 25 * MMP 39 to 43) 26 * - In Armada8K (dual CP) the MPPs are split into 2 parts, MPPs 0-31 from 27 * CPS, and MPPs 32-62 from CPM, the below flags (V_ARMADA_8K_CPM, 42 MPP_FUNCTION(0, "gpio", NULL), 53 MPP_FUNCTION(0, "gpio", NULL), 64 MPP_FUNCTION(0, "gpio", NULL), [all …]
|
/linux/Documentation/arch/arm/ |
H A D | marvell.rst | 13 ------------ 16 - 88F5082 17 - 88F5181 a.k.a Orion-1 18 - 88F5181L a.k.a Orion-VoIP 19 - 88F5182 a.k.a Orion-NAS 21 …- Datasheet: https://web.archive.org/web/20210124231420/http://csclub.uwaterloo.ca/~board/ts7800/M… 22 …- Programmer's User Guide: https://web.archive.org/web/20210124231536/http://csclub.uwaterloo.ca/~… 23 …- User Manual: https://web.archive.org/web/20210124231631/http://csclub.uwaterloo.ca/~board/ts7800… 24 …- Functional Errata: https://web.archive.org/web/20210704165540/https://www.digriz.org.uk/ts78xx/8… 25 - 88F5281 a.k.a Orion-2 [all …]
|
/linux/drivers/clk/ |
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 obj-$(CONFIG_HAVE_CLK) += clk-devres.o clk-bulk.o clkdev.o 4 obj-$(CONFIG_COMMON_CLK) += clk.o 5 obj-$(CONFIG_CLK_KUNIT_TEST) += clk-test.o 6 clk-test-y := clk_test.o \ 8 obj-$(CONFIG_COMMON_CLK) += clk-divider.o 9 obj-$(CONFIG_COMMON_CLK) += clk-fixed-factor.o 10 obj-$(CONFIG_COMMON_CLK) += clk-fixed-rate.o 11 obj-$(CONFIG_CLK_FIXED_RATE_KUNIT_TEST) += clk-fixed-rate-test.o 12 clk-fixed-rate-test-y := clk-fixed-rate_test.o kunit_clk_fixed_rate_test.dtbo.o [all …]
|
/linux/drivers/video/fbdev/mmp/hw/ |
H A D | mmp_ctrl.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * drivers/video/mmp/hw/mmp_ctrl.h 16 /* ------------< LCD register >------------ */ 150 #define LCD_SCLK(path) ((PATH_PN == path->id) ? LCD_CFG_SCLK_DIV :\ 151 ((PATH_TV == path->id) ? LCD_TCLK_DIV : LCD_PN2_SCLK_DIV)) 386 #define CFG_RXBITS(rx) (((rx) - 1)<<16) /* 0x1F~0x1 */ 388 #define CFG_TXBITS(tx) (((tx) - 1)<<8) /* 0x1F~0x1 */ 411 1. Smart Pannel 8-bit Bus Control Register. 596 #define CFG_LCDGPIO_ENA(gpio) ((gpio)<<12) argument 685 /* FIXME - JUST GUESS */ [all …]
|
/linux/drivers/video/fbdev/ |
H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 14 a well-defined interface, so the software doesn't need to know 15 anything about the low-level (hardware register) stuff. 21 On several non-X86 architectures, the frame buffer device is the 29 and the Framebuffer-HOWTO at 30 <http://www.munted.org.uk/programming/Framebuffer-HOWTO-1.3.html> for more 40 are compiling a kernel for a non-x86 architecture. 46 device-aware may cause unexpected results. If unsure, say N. 57 Common utility functions useful to fbdev drivers of VGA-based 82 If you have a PCI-based system, this enables support for these [all …]
|
/linux/drivers/i2c/busses/ |
H A D | i2c-pxa.c | 1 // SPDX-License-Identifier: GPL-2.0-only 8 * Copyright (C) 2004-2005 Deep Blue Solutions Ltd. 13 * Jan 2003: Fixed several bugs concerning interrupt handling [Kai-Uwe Bloem] 14 * Jan 2003: added limited signal handling [Kai-Uwe Bloem] 23 #include <linux/gpio/consumer.h> 34 #include <linux/platform_data/i2c-pxa.h> 59 #define ICR_A3700_FM (1 << 16) /* fast mode for armada-3700 */ 60 #define ICR_A3700_HS (1 << 17) /* high speed mode for armada-3700 */ 61 #define ICR_GPIOEN (1 << 19) /* enable GPIO mode for SCL in HS */ 92 * looking at a multi-master environment [all …]
|
/linux/drivers/spi/ |
H A D | spi-pxa2xx.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 15 #include <linux/gpio/consumer.h> 30 #include "spi-pxa2xx.h" 80 /* LPSS offset from drv_data->ioaddr */ 82 /* Register offsets from drv_data->lpss_base or -1 */ 105 .reg_capabilities = -1, 115 .reg_capabilities = -1, 125 .reg_capabilities = -1, 134 .reg_general = -1, 137 .reg_capabilities = -1, [all …]
|
/linux/ |
H A D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|
H A D | CREDITS | 1 This is at least a partial credits-file of people that have 4 scripts. The fields are: name (N), email (E), web-address 6 snail-mail address (S). 10 ---------- 47 D: in-kernel DRM Maintainer 72 E: tim_alpaerts@toyota-motor-europe.com 76 S: B-2610 Wilrijk-Antwerpen 81 W: http://www-stu.christs.cam.ac.uk/~aia21/ 102 D: Maintainer of ide-cd and Uniform CD-ROM driver, 103 D: ATAPI CD-Changer support, Major 2.1.x CD-ROM update. [all …]
|