Home
last modified time | relevance | path

Searched +full:intr +full:- +full:trigger +full:- +full:type (Results 1 – 25 of 99) sorted by relevance

1234

/linux/drivers/irqchip/
H A Dirq-ti-sci-intr.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2018-2019 Texas Instruments Incorporated - https://www.ti.com/
21 * struct ti_sci_intr_irq_domain - Structure representing a TISCI based
24 * @out_irqs: TISCI resource pointer representing INTR irqs.
26 * @ti_sci_id: TI-SCI device identifier
27 * @type: Specifies the trigger type supported by this Interrupt Router
34 u32 type; member
38 .name = "INTR",
48 * ti_sci_intr_irq_domain_translate() - Retrieve hwirq and type from
53 * @type: IRQ type
[all …]
H A Dirq-mips-gic.c6 * Copyright (C) 2008 Ralf Baechle (ralf@linux-mips.org)
10 #define pr_fmt(fmt) "irq-mips-gic: " fmt
26 #include <asm/mips-cps.h>
30 #include <dt-bindings/interrupt-controller/mips-gic.h>
44 #define GIC_HWIRQ_TO_LOCAL(x) ((x) - GIC_LOCAL_HWIRQ_BASE)
47 #define GIC_HWIRQ_TO_SHARED(x) ((x) - GIC_SHARED_HWIRQ_BASE)
98 * for_each_online_cpu_gic() - Iterate over online CPUs, access local registers
109 for ((cpu) = __gic_with_next_online_cpu(-1); \
115 * gic_irq_lock_cluster() - Lock redirect block access to IRQ's cluster
150 static void gic_clear_pcpu_masks(unsigned int intr) in gic_clear_pcpu_masks() argument
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dti,sci-intr.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/ti,sci-intr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lokesh Vutla <lokeshvutla@ti.com>
13 - $ref: /schemas/arm/keystone/ti,k3-sci-common.yaml#
16 The Interrupt Router (INTR) module provides a mechanism to mux M
22 +----------------------+
24 +-------+ | +------+ +-----+ |
25 | GPIO |----------->| | irq0 | | 0 | | Host IRQ
[all …]
/linux/drivers/parisc/
H A Diosapic_private.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 * Copyright (C) 2000,2003 Grant Grundler (grundler at parisc-linux.org)
7 * Copyright (C) 2002 Matthew Wilcox (willy at parisc-linux.org)
15 ** they pack nicely for 64-bit compilation. (ie sizeof(long) == 8)
21 ** -----------------------
24 ** table per cell. N- and L-class consist of a single cell.
28 /* Entry Type 139 identifies an I/O SAPIC interrupt entry */
35 ** Interrupt Type of 0 indicates a vectored interrupt,
47 ** Trigger mode of SAPIC I/O input signals:
49 ** 01 = Edge-triggered
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/engine/
H A Dfalcon.c32 struct nvkm_falcon *falcon = nvkm_falcon(oclass->engine); in nvkm_falcon_oclass_get()
35 while (falcon->func->sclass[c].oclass) { in nvkm_falcon_oclass_get()
37 oclass->base = falcon->func->sclass[index]; in nvkm_falcon_oclass_get()
49 return nvkm_gpuobj_new(object->engine->subdev.device, 256, in nvkm_falcon_cclass_bind()
62 struct nvkm_subdev *subdev = &falcon->engine.subdev; in nvkm_falcon_intr()
63 struct nvkm_device *device = subdev->device; in nvkm_falcon_intr()
64 const u32 base = falcon->addr; in nvkm_falcon_intr()
66 u32 intr = nvkm_rd32(device, base + 0x008) & dest & ~(dest >> 16); in nvkm_falcon_intr() local
73 if (intr & 0x00000040) { in nvkm_falcon_intr()
74 if (falcon->func->intr) { in nvkm_falcon_intr()
[all …]
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am65-wakeup.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/
9 dmsc: system-controller@44083000 {
10 compatible = "ti,am654-sci";
11 ti,host-id = <12>;
13 mbox-names = "rx", "tx";
18 reg-names = "debug_messages";
21 k3_pds: power-controller {
22 compatible = "ti,sci-pm-domain";
23 #power-domain-cells = <2>;
[all …]
H A Dk3-am64-mcu.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/
15 compatible = "ti,am654-timer";
18 clock-names = "fck";
19 power-domains = <&k3_pds 35 TI_SCI_PD_EXCLUSIVE>;
20 ti,timer-pwm;
25 compatible = "ti,am654-timer";
28 clock-names = "fck";
29 power-domains = <&k3_pds 48 TI_SCI_PD_EXCLUSIVE>;
30 ti,timer-pwm;
[all …]
H A Dk3-am62-mcu.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/
10 bootph-all;
11 compatible = "pinctrl-single";
13 #pinctrl-cells = <1>;
14 pinctrl-single,register-width = <32>;
15 pinctrl-single,function-mask = <0xffffffff>;
19 bootph-pre-ram;
20 compatible = "ti,j721e-esm";
23 ti,esm-pins = <0>, <1>, <2>, <85>;
[all …]
H A Dk3-j721e-mcu-wakeup.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/
9 dmsc: system-controller@44083000 {
10 compatible = "ti,k2g-sci";
11 ti,host-id = <12>;
13 mbox-names = "rx", "tx";
18 reg-names = "debug_messages";
21 k3_pds: power-controller {
22 compatible = "ti,sci-pm-domain";
23 #power-domain-cells = <2>;
[all …]
H A Dk3-am62l3-evm.dts1 // SPDX-License-Identifier: GPL-2.0-only or MIT
4 * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/
10 /dts-v1/;
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/input/input.h>
14 #include <dt-bindings/leds/common.h>
15 #include <dt-bindings/net/ti-dp83867.h>
16 #include <dt-bindings/thermal/thermal.h>
17 #include "k3-am62l3.dtsi"
18 #include "k3-pinctrl.h"
[all …]
H A Dk3-j721s2-mcu-wakeup.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2021-2024 Texas Instruments Incorporated - https://www.ti.com/
9 sms: system-controller@44083000 {
10 compatible = "ti,k2g-sci";
11 ti,host-id = <12>;
13 mbox-names = "rx", "tx";
18 reg-names = "debug_messages";
21 k3_pds: power-controller {
22 compatible = "ti,sci-pm-domain";
23 #power-domain-cells = <2>;
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/timer/
H A Dbase.c29 struct nvkm_subdev *subdev = &wait->tmr->subdev; in nvkm_timer_wait_test()
30 u64 time = nvkm_timer_read(wait->tmr); in nvkm_timer_wait_test()
32 if (wait->reads == 0) { in nvkm_timer_wait_test()
33 wait->time0 = time; in nvkm_timer_wait_test()
34 wait->time1 = time; in nvkm_timer_wait_test()
37 if (wait->time1 == time) { in nvkm_timer_wait_test()
38 if (wait->reads++ == 16) { in nvkm_timer_wait_test()
40 return -ETIMEDOUT; in nvkm_timer_wait_test()
43 wait->time1 = time; in nvkm_timer_wait_test()
44 wait->reads = 1; in nvkm_timer_wait_test()
[all …]
/linux/drivers/gpu/drm/xe/
H A Dxe_bo.h1 /* SPDX-License-Identifier: MIT */
26 /* -- */
28 #define XE_BO_FLAG_VRAM(vram) (XE_BO_FLAG_VRAM0 << ((vram)->id))
30 XE_BO_FLAG_VRAM((tile)->mem.vram) : \
54 /* this one is trigger internally only */
64 (XE_BO_FLAG_GGTT0 << (tile)->id)
68 #define XE_PTE_MASK (XE_PAGE_SIZE - 1)
69 #define XE_PDE_SHIFT (XE_PTE_SHIFT -
[all...]
/linux/drivers/net/ethernet/intel/igc/
H A Digc_defines.h1 /* SPDX-License-Identifier: GPL-2.0 */
90 /* Loop limit on how long we wait for auto-negotiation to complete */
172 /* 1000BASE-T Control Register */
176 /* 1000BASE-T Status Register */
190 /* NVM Addressing bits based on type 0=small, 1=large */
239 /* 1Gbps and 2.5Gbps half duplex is not supported, nor spec-compliant. */
262 #define IGC_ICR_RXT0 BIT(7) /* Rx timer intr (ring 0) */
269 #define IGC_ICS_RXT0 IGC_ICR_RXT0 /* Rx timer intr */
284 #define IGC_IMS_RXT0 IGC_ICR_RXT0 /* Rx timer intr */
288 #define IGC_QVECTOR_MASK 0x7FFC /* Q-vector mask */
[all …]
/linux/drivers/iio/accel/
H A Dbmc150-accel-core.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * 3-axis accelerometer driver supporting many Bosch-Sensortec chips
20 #include <linux/iio/trigger.h>
26 #include "bmc150-accel.h"
209 struct device *dev = regmap_get_device(data->regmap); in bmc150_accel_set_mode()
213 int dur_val = -1; in bmc150_accel_set_mode()
228 return -EINVAL; in bmc150_accel_set_mode()
235 ret = regmap_write(data->regmap, BMC150_ACCEL_REG_PMU_LPW, lpw_bits); in bmc150_accel_set_mode()
253 ret = regmap_write(data->regmap, in bmc150_accel_set_bw()
259 data->bw_bits = in bmc150_accel_set_bw()
[all …]
/linux/arch/mips/kvm/
H A Dmips.c115 return !!(vcpu->arch.pending_exceptions); in kvm_arch_vcpu_runnable()
130 return kvm_mips_callbacks->enable_virtualization_cpu(); in kvm_arch_enable_virtualization_cpu()
135 kvm_mips_callbacks->disable_virtualization_cpu(); in kvm_arch_disable_virtualization_cpu()
138 int kvm_arch_init_vm(struct kvm *kvm, unsigned long type) in kvm_arch_init_vm() argument
140 switch (type) { in kvm_arch_init_vm()
146 /* Unsupported KVM type */ in kvm_arch_init_vm()
147 return -EINVAL; in kvm_arch_init_vm()
150 /* Allocate page table to map GPA -> RPA */ in kvm_arch_init_vm()
151 kvm->arch.gpa_mm.pgd = kvm_pgd_alloc(); in kvm_arch_init_vm()
152 if (!kvm->arch.gpa_mm.pgd) in kvm_arch_init_vm()
[all …]
/linux/arch/powerpc/include/uapi/asm/
H A Dptrace.h1 /* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */
9 * since we can keep non-volatile in the thread_struct
11 * by intr code.
56 unsigned long dsisr; /* on 4xx/Book-E used for ESR */
129 #define PT_FPSCR (PT_FPR0 + 32) /* each FP reg occupies 1 slot in 64-bit space */
132 #define PT_VR0 82 /* each Vector reg occupies 2 slots in 64-bit */
138 * Only store first 32 VSRs here. The second 32 VSRs in VR0-31
140 #define PT_VSR0 150 /* each VSR reg occupies 2 slots in 64-bit */
146 * The transfer totals 34 quadword. Quadwords 0-31 contain the
153 * structures. This also simplifies the implementation of a bi-arch
[all …]
/linux/drivers/tty/
H A Dmoxa.c1 // SPDX-License-Identifier: GPL-2.0+
4 * moxa.c -- MOXA Intellio family multiport serial driver.
6 * Copyright (C) 1999-2000 Moxa Technologies (support@moxa.com).
152 * Dual-Ported RAM
171 #define IntrIntr 0x20 /* received INTR code */
175 #define IntrRxTrigger 0x100 /* rx data count reach trigger value */
176 #define IntrTxTrigger 0x200 /* tx data count below trigger value */
205 /* | | +--- RTS flow */
206 /* | +------ TX Xon/Xoff */
207 /* +--------- RX Xon/Xoff */
[all …]
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_svm.c1 // SPDX-License-Identifier: GPL-2.0 OR MIT
3 * Copyright 2020-2021 Advanced Micro Devices, Inc.
84 * svm_range_unlink - unlink svm_range from lists and interval tree
90 * Context: The caller must hold svms->lock
94 pr_debug("svms 0x%p prange 0x%p [0x%lx 0x%lx]\n", prange->svms, in svm_range_unlink()
95 prange, prange->start, prange->last); in svm_range_unlink()
97 if (prange->svm_b in svm_range_unlink()
1327 svm_range_unmap_from_gpus(struct svm_range * prange,unsigned long start,unsigned long last,uint32_t trigger) svm_range_unmap_from_gpus() argument
1518 bool intr; global() member
1523 svm_range_reserve_bos(struct svm_validate_context * ctx,bool intr) svm_range_reserve_bos() argument
1617 svm_range_validate_and_map(struct mm_struct * mm,unsigned long map_start,unsigned long map_last,struct svm_range * prange,int32_t gpuidx,bool intr,bool wait,bool flush_tlb) svm_range_validate_and_map() argument
1994 uint32_t trigger; svm_range_evict() local
2478 uint32_t trigger = KFD_SVM_UNMAP_TRIGGER_UNMAP_FROM_CPU; svm_range_unmap_from_cpu() local
[all...]
/linux/arch/x86/kernel/apic/
H A Dio_apic.c1 // SPDX-License-Identifier: GPL-2.0
3 * Intel IO-APIC support for multi-Pentium hosts.
10 * (c) 1999, Multiple IO-APIC support, developed by
11 * Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and
25 * - SiS APIC rmw bug:
28 * required to rewrite the index register for a read-modify-write
74 for ((idx) = nr_ioapics - 1; (idx) >= 0; (idx)--)
110 /* Saved state during suspend/resume, or while enabling intr-remap. */
142 return gsi_cfg->gsi_end - gsi_cfg->gsi_base + 1; in mp_ioapic_pin_count()
147 return mp_ioapic_gsi_routing(ioapic)->gsi_base + pin; in mp_pin_to_gsi()
[all …]
/linux/drivers/rtc/
H A Drtc-imxdi.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
8 * This driver uses the 47-bit 32 kHz counter in the Freescale DryIce block
10 * Since the RTC framework performs API locking via rtc->ops_lock the
41 #define DCAMR_UNSET 0xFFFFFFFF /* doomsday - 1 sec */
44 #define DCR_TDCHL (1 << 30) /* Tamper-detect configuration hard lock */
45 #define DCR_TDCSL (1 << 29) /* Tamper-detect configuration soft lock */
46 #define DCR_KSSL (1 << 27) /* Key-select soft lock */
47 #define DCR_MCHL (1 << 20) /* Monotonic-counter hard lock */
48 #define DCR_MCSL (1 << 19) /* Monotonic-counter soft lock */
[all …]
/linux/arch/microblaze/boot/dts/
H A Dsystem.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * (C) Copyright 2007-2008 Xilinx, Inc.
6 * (C) Copyright 2007-2009 Michal Simek
13 * XPS project directory: Xilinx-ML505-ll_temac-sgdma-MMU-FDT-edk101
16 /dts-v1/;
18 #address-cells = <1>;
19 #size-cells = <1>;
32 stdout-path = "/plb@0/serial@84000000";
35 #address-cells = <1>;
37 #size-cells = <0>;
[all …]
/linux/drivers/comedi/drivers/
H A Dusbdux.c1 // SPDX-License-Identifier: GPL-2.0+
4 * Copyright (C) 2003-2014 Bernd Porr, mail@berndporr.me.uk
10 * Devices: [ITL] USB-DUX (usbdux)
26 * wrote the driver for AT-MIO-16d. I used some parts of this
46 * | kernel | registration | usbdux-usb | usbdux-comedi | comedi |
66 * Thanks to Jan-Matthias Braun and Ian to spot the bug and fix it.
97 /* timeout for the USB-transfer in ms */
110 * Size of the input-buffer IN BYTES
122 * Size of the output-buffer in bytes
134 /* Number of in-URBs which receive the data: min=2 */
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_vi.c281 switch (adev->asic_type) { in xgpu_vi_init_golden_registers()
311 BUG_ON("Doesn't support chip type.\n"); in xgpu_vi_init_golden_registers()
337 timeout -= 1; in xgpu_vi_mailbox_send_ack()
376 return -ENOENT; in xgpu_vi_mailbox_rcv_msg()
381 return -ENOENT; in xgpu_vi_mailbox_rcv_msg()
399 r = -ETIME; in xgpu_vi_poll_ack()
403 timeout -= 5; in xgpu_vi_poll_ack()
419 r = -ETIME; in xgpu_vi_poll_msg()
423 timeout -= 5; in xgpu_vi_poll_msg()
495 DRM_DEBUG("get ack intr and do nothing.\n"); in xgpu_vi_mailbox_ack_irq()
[all …]
/linux/drivers/dma/
H A Dmv_xor.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <linux/dma-mapping.h>
21 #include <linux/platform_data/dma-mv_xor.h>
46 ((chan)->dmadev.dev)
52 struct mv_xor_desc *hw_desc = desc->hw_desc; in mv_desc_init()
54 hw_desc->status = XOR_DESC_DMA_OWNED; in mv_desc_init()
55 hw_desc->phy_next_desc = 0; in mv_desc_init()
56 /* Enable end-of-descriptor interrupts only for DMA_PREP_INTERRUPT */ in mv_desc_init()
57 hw_desc->desc_command = (flags & DMA_PREP_INTERRUPT) ? in mv_desc_init()
59 hw_desc->phy_dest_addr = addr; in mv_desc_init()
[all …]

1234