Home
last modified time | relevance | path

Searched +full:dsp +full:- +full:reset (Results 1 – 25 of 313) sorted by relevance

12345678910>>...13

/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,keystone-rproc.txt1 TI Keystone DSP devices
4 The TI Keystone 2 family of SoCs usually have one or more (upto 8) TI DSP Core
5 sub-systems that are used to offload some of the processor-intensive tasks or
8 These processor sub-systems usually contain additional sub-modules like L1
10 a dedicated local power/sleep controller etc. The DSP processor core in
13 DSP Device Node:
15 Each DSP Core sub-system is represented as a single DT node, and should also
22 --------------------
25 - compatible: Should be one of the following,
26 "ti,k2hk-dsp" for DSPs on Keystone 2 66AK2H/K SoCs
[all …]
H A Dti,k3-dsp-rproc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/ti,k3-dsp-rproc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI K3 DSP devices
10 - Suman Anna <s-anna@ti.com>
13 The TI K3 family of SoCs usually have one or more TI DSP Core sub-systems
14 that are used to offload some of the processor-intensive tasks or algorithms,
17 These processor sub-systems usually contain additional sub-modules like
19 controller, a dedicated local power/sleep controller etc. The DSP processor
[all …]
/linux/arch/arm/boot/dts/ti/keystone/
H A Dkeystone-k2hk.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013-2017 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/reset/ti-syscon.h>
15 #address-cells = <1>;
16 #size-cells = <0>;
18 interrupt-parent = <&gic>;
21 compatible = "arm,cortex-a15";
27 compatible = "arm,cortex-a15";
33 compatible = "arm,cortex-a15";
39 compatible = "arm,cortex-a15";
[all …]
H A Dkeystone-k2l.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2014-2017 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/reset/ti-syscon.h>
15 #address-cells = <1>;
16 #size-cells = <0>;
18 interrupt-parent = <&gic>;
21 compatible = "arm,cortex-a15";
27 compatible = "arm,cortex-a15";
42 /include/ "keystone-k2l-clocks.dtsi"
45 compatible = "ti,da830-uart", "ns16550a";
[all …]
/linux/sound/soc/sof/intel/
H A Dhda-dsp.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
15 * Hardware interface for generic Intel audio DSP HDA IP
21 #include <sound/hda-mlink.h>
24 #include "../sof-audio.h"
28 #include "hda-ipc.h"
42 "SOF HDA enable trace when the DSP is in D0I3 in S0");
49 chip = get_chip_info(sdev->pdata); in hda_get_interfaces()
50 switch (chip->hw_ip_version) { in hda_get_interfaces()
76 /* all interfaces accessible without DSP */ in hda_get_interfaces()
91 return interface_mask[sdev->dspless_mode_selected]; in hda_get_interface_mask()
[all …]
H A Dhda-ctrl.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
15 * Hardware interface for generic Intel audio DSP HDA IP
22 #include <sound/hda-mlink.h>
30 int hda_dsp_ctrl_link_reset(struct snd_sof_dev *sdev, bool reset) in hda_dsp_ctrl_link_reset() argument
36 /* 0 to enter reset and 1 to exit reset */ in hda_dsp_ctrl_link_reset()
37 val = reset ? 0 : SOF_HDA_GCTL_RESET; in hda_dsp_ctrl_link_reset()
39 /* enter/exit HDA controller reset */ in hda_dsp_ctrl_link_reset()
43 /* wait to enter/exit reset */ in hda_dsp_ctrl_link_reset()
52 /* enter/exit reset failed */ in hda_dsp_ctrl_link_reset()
53 dev_err(sdev->dev, "error: failed to %s HDA controller gctl 0x%x\n", in hda_dsp_ctrl_link_reset()
[all …]
H A Datom.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
6 // Copyright(c) 2018-2021 Intel Corporation
12 * Hardware interface for audio DSP on Atom devices
18 #include <sound/soc-acpi.h>
19 #include <sound/soc-acpi-intel-match.h>
20 #include <sound/intel-dsp-config.h>
24 #include "../sof-acpi-dev.h"
25 #include "../sof-audio.h"
26 #include "../../intel/common/soc-intel-quirks.h"
40 u32 offset = sdev->dsp_oops_offset; in atom_get_registers()
[all …]
H A Dbdw.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
12 * Hardware interface for audio DSP on Broadwell
18 #include <sound/soc-acpi.h>
19 #include <sound/soc-acpi-intel-match.h>
20 #include <sound/intel-dsp-config.h>
23 #include "../sof-acpi-dev.h"
24 #include "../sof-audio.h"
34 /* DSP memories for BDW */
47 /* DSP peripherals */
80 * DSP Control.
[all …]
/linux/sound/soc/codecs/
H A Dcs35l56.c1 // SPDX-License-Identifier: GPL-2.0-only
27 #include <sound/cs-amp-lib.h>
31 #include <sound/soc-dapm.h>
43 flush_work(&cs35l56->dsp_work); in cs35l56_wait_dsp_ready()
66 static DECLARE_TLV_DB_SCALE(vol_tlv, -10000, 25, 0);
162 struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm); in cs35l56_play_event()
167 dev_dbg(cs35l56->base.dev, "play: %d\n", event); in cs35l56_play_event()
172 return regmap_write(cs35l56->base.regmap, CS35L56_DSP_VIRTUAL1_MBOX_1, in cs35l56_play_event()
176 ret = regmap_read_poll_timeout(cs35l56->base.regmap, in cs35l56_play_event()
182 dev_err(cs35l56->base.dev, "PS0 wait failed: %d\n", ret); in cs35l56_play_event()
[all …]
H A Dtfa989x.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2014-2020 NXP Semiconductors, All Rights Reserved.
34 #define TFA989X_SYS_CTRL_I2CR 1 /* I2C reset */
35 #define TFA989X_SYS_CTRL_CFE 2 /* enable CoolFlux DSP */
38 #define TFA989X_SYS_CTRL_SBSL 5 /* DSP configured */
39 #define TFA989X_SYS_CTRL_AMPC 6 /* amplifier enabled by DSP */
84 static const char * const chsa_text[] = { "Left", "Right", /* "DSP" */ };
111 gpiod_set_value_cansleep(tfa989x->rcv_gpiod, ucontrol->value.enumerated.item[0]); in tfa989x_put_mode()
126 if (tfa989x->rev->rev == TFA9897_REVISION) in tfa989x_probe()
155 return -EINVAL; in tfa989x_find_sample_rate()
[all …]
H A Dwm0010.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * wm0010.c -- WM0010 DSP Driver
97 struct gpio_desc *reset; member
136 "Out of reset", in wm0010_state_to_str()
147 /* Called with wm0010->lock held */
155 spin_lock_irqsave(&wm0010->irq_lock, flags); in wm0010_halt()
156 state = wm0010->state; in wm0010_halt()
157 spin_unlock_irqrestore(&wm0010->irq_lock, flags); in wm0010_halt()
167 /* Remember to put chip back into reset */ in wm0010_halt()
168 gpiod_set_value_cansleep(wm0010->reset, 1); in wm0010_halt()
[all …]
/linux/drivers/mfd/
H A Dcs40l50-core.c1 // SPDX-License-Identifier: GPL-2.0
4 * integrated DSP, and closed-loop algorithms
19 { .name = "cs40l50-codec", },
20 { .name = "cs40l50-vibra", },
33 "vdd-io",
82 dev_err(dev, "Timed out writing %#X to DSP: %d\n", val, ret); in cs40l50_dsp_write()
90 dev_err(dev, "DSP failed to ACK %#X: %d\n", val, ret); in cs40l50_dsp_write()
116 struct cs_dsp *dsp = &cs40l50->dsp; in cs40l50_wseq_init() local
118 cs40l50->wseqs[CS40L50_STANDBY].ctl = cs_dsp_get_ctl(dsp, "STANDBY_SEQUENCE", in cs40l50_wseq_init()
121 if (!cs40l50->wseqs[CS40L50_STANDBY].ctl) { in cs40l50_wseq_init()
[all …]
/linux/sound/soc/sof/imx/
H A Dimx8ulp.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
3 // Copyright 2021-2022 NXP
7 // Hardware interface for audio DSP on i.MX8ULP
9 #include <linux/arm-smccc.h>
12 #include <linux/firmware/imx/dsp.h>
26 #include "../sof-of-dev.h"
27 #include "imx-common.h"
47 /* DSP IPC handler */
58 /* Controls the HiFi4 DSP Reset: 1 in reset, 0 out of reset */ in imx8ulp_sim_lpav_start()
59 regmap_update_bits(priv->regmap, SYSCTRL0, RESET_BIT, 0); in imx8ulp_sim_lpav_start()
[all …]
H A Dimx8m.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
7 // Hardware interface for audio DSP on i.MX8M
20 #include <linux/firmware/imx/dsp.h>
23 #include "../sof-of-dev.h"
24 #include "imx-common.h"
35 /* DSP audio mix registers */
47 /* DSP IPC handler */
73 spin_lock_irqsave(&priv->sdev->ipc_lock, flags); in imx8m_dsp_handle_reply()
74 snd_sof_ipc_process_reply(priv->sdev, 0); in imx8m_dsp_handle_reply()
75 spin_unlock_irqrestore(&priv->sdev->ipc_lock, flags); in imx8m_dsp_handle_reply()
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dcirrus,lochnagar.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - patches@opensource.cirrus.com
15 Logic devices on mini-cards, as well as allowing connection of various
26 [2] Pinctrl: ../pinctrl/pinctrl-bindings.txt
29 [3] include/dt-bindings/pinctrl/lochnagar.h
37 - cirrus,lochnagar-pinctrl
39 gpio-controller: true
41 '#gpio-cells':
[all …]
/linux/arch/arc/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
90 source "arch/arc/plat-tb10x/Kconfig"
91 source "arch/arc/plat-axs10x/Kconfig"
92 source "arch/arc/plat-hsdk/Kconfig"
110 ISA for the Next Generation ARC-HS cores
128 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
130 -Caches: New Prog Model, Region Flush
131 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
134 bool "ARC-HS"
[all …]
/linux/Documentation/devicetree/bindings/clock/ti/davinci/
H A Dpsc.txt3 The PSC provides power management, clock gating and reset functionality. It is
7 - compatible: shall be one of:
8 - "ti,da850-psc0" for PSC0 on DA850/OMAP-L138/AM18XX
9 - "ti,da850-psc1" for PSC1 on DA850/OMAP-L138/AM18XX
10 - reg: physical base address and size of the controller's register area
11 - #clock-cells: from common clock binding; shall be set to 1
12 - #power-domain-cells: from generic power domain binding; shall be set to 1.
13 - clocks: phandles to clocks corresponding to the clock-names property
14 - clock-names: list of parent clock names - depends on compatible value
15 - for "ti,da850-psc0", shall be "pll0_sysclk1", "pll0_sysclk2",
[all …]
/linux/sound/drivers/vx/
H A Dvx_core.c1 // SPDX-License-Identifier: GPL-2.0-or-later
31 * vx_check_reg_bit - wait for the specified bit is set/reset on a register
35 * @time: time-out of loop in msec
55 dev_dbg(chip->card->dev, in snd_vx_check_reg_bit()
58 return -EIO; in snd_vx_check_reg_bit()
64 * vx_send_irq_dsp - set command irq bit
77 return -EIO; in vx_send_irq_dsp()
88 * vx_reset_chk - reset CHK bit on ISR
94 /* Reset irq CHK */ in vx_reset_chk()
96 return -EIO; in vx_reset_chk()
[all …]
/linux/drivers/char/mwave/
H A D3780i.h3 * 3780i.h -- declarations for 3780i.c
23 * LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT,
42 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
45 * 10/23/2000 - Alpha Release
54 /* DSP I/O port offsets and definitions */
62 #define DSP_MsaDataDSISHigh 0x0008 /* MSA data register: d-store word or high byte of i-stor…
63 #define DSP_MsaDataISLow 0x000A /* MSA data register: low word of i-store */
69 unsigned char SoftReset:1; /* RW: Soft reset 0=normal, 1=soft reset active */
76 unsigned short EnableDspInt:1; /* RW: Enable DSP to X86 ISA interrupt 0=mask it, 1=enable it */
84 /* DSP register indexes used with the configuration register address (index) register */
[all …]
/linux/sound/pci/asihpi/
H A Dhpi6000.c1 // SPDX-License-Identifier: GPL-2.0-only
5 Copyright (C) 1997-2011 AudioScience Inc. <support@audioscience.com>
9 These PCI bus adapters are based on the TI C6711 DSP.
16 PROFILE_DSP2 get profile data from DSP2 if present (instead of DSP 1)
18 (C) Copyright AudioScience Inc. 1998-2003
74 /* can't access DSP HPI i/f */
76 /* can't access internal DSP memory */
78 /* can't access SDRAM - test#1 */
80 /* can't access SDRAM - test#2 */
210 switch (phm->function) { in subsys_message()
[all …]
H A Dhpi6205.c1 // SPDX-License-Identifier: GPL-2.0-only
5 Copyright (C) 1997-2014 AudioScience Inc. <support@audioscience.com>
11 TMS320C6205 PCI bus mastering DSP,
12 and (except ASI50xx) TI TMS320C6xxx floating point DSP
17 (C) Copyright AudioScience Inc. 1998-2010
61 /* Host-to-DSP Control Register (HDCR) bitfields */
65 /* DSP Page Register (DSPP) bitfields, */
70 * BAR1 maps to non-prefetchable 8 Mbyte memory block
71 * of DSP memory mapped registers (starting at 0x01800000).
80 /* used to control LED (revA) and reset C6713 (revB) */
[all …]
/linux/sound/pci/pcxhr/
H A Dpcxhr_hwdep.c1 // SPDX-License-Identifier: GPL-2.0-or-later
36 if (mgr->mono_capture) in pcxhr_init_board()
37 card_streams = mgr->capture_chips * 2; in pcxhr_init_board()
39 card_streams = mgr->capture_chips; in pcxhr_init_board()
40 card_streams += mgr->playback_chips * PCXHR_PLAYBACK_STREAMS; in pcxhr_init_board()
50 if ((rmh.stat[0] & MASK_FIRST_FIELD) < mgr->playback_chips * 2) in pcxhr_init_board()
51 return -EINVAL; in pcxhr_init_board()
54 mgr->capture_chips * 2) in pcxhr_init_board()
55 return -EINVAL; in pcxhr_init_board()
58 return -EINVAL; in pcxhr_init_board()
[all …]
/linux/sound/soc/sof/
H A Dpm.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
12 #include "sof-priv.h"
13 #include "sof-audio.h"
16 * Helper function to determine the target DSP state during
18 * D-states. Platform-specific substates, if any, should be
19 * handled by the platform-specific parts.
25 switch (sdev->system_suspend_target) { in snd_sof_dsp_power_target()
28 /* DSP should be in D3 if the system is suspending to S3+ */ in snd_sof_dsp_power_target()
30 /* DSP should be in D3 if the system is suspending to S3 */ in snd_sof_dsp_power_target()
35 * Currently, the only criterion for retaining the DSP in D0 in snd_sof_dsp_power_target()
[all …]
/linux/drivers/comedi/drivers/
H A Djr3_pci.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Helper types to take care of the fact that the DSP card memory
29 * processing by the JR3 DSP chip. The raw_channel structure shows the
31 * two-byte words.
34 * DSP's internal clock at the time the sample was received. The clock
35 * runs at 1/10 the JR3 DSP cycle time. JR3's slowest DSP runs at 10
42 * Channels 1-6 contain the coupled force data Fx through Mz. Channel
43 * 7 contains the sensor's calibration data. The use of channels 8-15
139 * was detected in the on-board RAM during the power-up
142 * bit latches, and must be reset by the user.
[all …]
/linux/sound/isa/sb/
H A Dsb8_midi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Routines for control of SoundBlaster cards - MIDI interface
6 * --
13 * Added full duplex UART mode for DSP version 2.0 and later.
31 rmidi = chip->rmidi; in snd_sb8dsp_midi_interrupt()
37 spin_lock(&chip->midi_input_lock); in snd_sb8dsp_midi_interrupt()
38 while (max-- > 0) { in snd_sb8dsp_midi_interrupt()
41 if (chip->open & SB_OPEN_MIDI_INPUT_TRIGGER) { in snd_sb8dsp_midi_interrupt()
42 snd_rawmidi_receive(chip->midi_substream_input, &byte, 1); in snd_sb8dsp_midi_interrupt()
46 spin_unlock(&chip->midi_input_lock); in snd_sb8dsp_midi_interrupt()
[all …]

12345678910>>...13