back\-end (full) in projects: linux - OpenGrok search results

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched +full:back +full:- +full:end (Results 1 – 25 of 1252) sorted by relevance

12 3 4 5 6 7 8 9 10 >>...51

/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/
H A D	frontend.json	7 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 16 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 29 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 33 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 44 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 55 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 93 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 99 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 104 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 110 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/
H A D	frontend.json	7 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 16 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 29 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 33 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 44 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 55 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 93 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 99 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 104 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 110 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
/linux/tools/perf/pmu-events/arch/x86/alderlake/
H A D	frontend.json	17 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 27 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 42 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 46 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 58 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 70 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 112 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 118 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 124 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 130 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
/linux/tools/perf/pmu-events/arch/x86/graniterapids/
H A D	frontend.json	7 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 16 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 29 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 33 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 55 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 69 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 116 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 122 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 127 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 133 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
/linux/tools/perf/pmu-events/arch/x86/meteorlake/
H A D	frontend.json	17 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 27 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 42 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 46 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 78 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 127 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 187 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", 193 …r an interval where the front-end delivered no uops for a period of at least 1 cycle which was not… 199 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 205 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… [all …]
/linux/tools/perf/pmu-events/arch/x86/rocketlake/
H A D	frontend.json	3 "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.", 7 "PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.", 16 "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to ILD_STALL.LCP]", 21 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 27 "PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-t [all...]
/linux/tools/perf/pmu-events/arch/x86/icelakex/
H A D	frontend.json	3 "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.", 7 "PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.", 16 "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to ILD_STALL.LCP]", 21 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 27 "PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-t [all...]
/linux/tools/perf/pmu-events/arch/x86/tigerlake/
H A D	frontend.json	3 "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.", 7 "PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.", 16 "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to ILD_STALL.LCP]", 21 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 27 "PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-t [all...]
/linux/tools/perf/pmu-events/arch/x86/icelake/
H A D	frontend.json	3 "BriefDescription": "Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.", 7 "PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch instruction in a fetch line. This occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.", 16 "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk. [This event is alias to ILD_STALL.LCP]", 21 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE transitions count.", 27 "PublicDescription": "Counts the number of Decode Stream Buffer (DSB a.k.a. Uop Cache)-t [all...]
/linux/tools/perf/pmu-events/arch/x86/pantherlake/
H A D	frontend.json	17 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 63 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 78 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 82 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 106 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 118 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 170 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 176 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 182 …fter an interval where the front-end delivered no uops for a period of 16 cycles which was not int… 188 …tions that are delivered to the back-end after a front-end stall of at least 16 cycles. During thi… [all …]
/linux/include/uapi/linux/media/raspberrypi/
H A D	pisp_be_config.h	`1 /* SPDX-License-Identifier: GPL-2.0-only WITH Linux-syscall-note / 3 PiSP Back End configuration definitions. 5 * Copyright (C) 2021 - Raspberry Pi Ltd 98 * struct pisp_be_global_config - PiS [all...]`
/linux/tools/perf/pmu-events/arch/x86/lunarlake/
H A D	frontend.json	17 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 63 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 87 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 91 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 123 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 172 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 232 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 238 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 244 …fter an interval where the front-end delivered no uops for a period of 16 cycles which was not int… 250 …tions that are delivered to the back-end after a front-end stall of at least 16 cycles. During thi… [all …]
/linux/tools/perf/pmu-events/arch/x86/arrowlake/
H A D	frontend.json	17 …"PublicDescription": "Number of times the front-end is resteered when it finds a branch instructio… 37 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 52 "BriefDescription": "DSB-to-MITE switch true penalty cycles.", 56 …"PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previou… 96 …ions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Availabl… 182 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 260 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 266 …fter an interval where the front-end delivered no uops for a period of 128 cycles which was not in… 272 …fter an interval where the front-end delivered no uops for a period of 16 cycles which was not int… 278 …tions that are delivered to the back-end after a front-end stall of at least 16 cycles. During thi… [all …]
/linux/tools/perf/pmu-events/arch/x86/skylake/
H A D	frontend.json	3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 7 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 16 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 21 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches", 25 …e Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Strea… 30 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 34 …-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of th… 46 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 58 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 97 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
/linux/tools/perf/pmu-events/arch/x86/cascadelakex/
H A D	frontend.json	3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 7 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 16 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 21 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches", 25 …e Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Strea… 30 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 34 …-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of th… 46 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 58 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 97 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
/linux/tools/perf/pmu-events/arch/x86/skylakex/
H A D	frontend.json	3 …t end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected … 7 …"PublicDescription": "Counts the number of times the front-end is resteered when it finds a branch… 16 …e number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length … 21 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches", 25 …e Decode Stream Buffer (DSB)-to-MITE switches including all misses because of missing Decode Strea… 30 "BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.", 34 …-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of th… 46 …Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss.", 58 …e stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to th… 97 "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle", [all …]
/linux/tools/perf/pmu-events/arch/x86/goldmontplus/
H A D	pipeline.json	229 "BriefDescription": "Instructions retired - using Reduced Skid PEBS feature", 250 …ocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g.… 259 …ource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), r… 335 …r of times that the machines clears due to a page fault. Covers both I-side and D-side(Loads/Store… 340 "BriefDescription": "Self-Modifying Code detected", 344 …ction and has to perform a machine clear because of that modification. Self-modifying code (SMC) … 349 "BriefDescription": "Uops issued to the back end per cycle", 353 …end and allocated into the back end of the machine. This event counts uops that retire as well as… 357 "BriefDescription": "Uops requested but not-delivered to the back-end per cycle", 361 …-end inefficiencies. I.e. when front-end of the machine is not delivering uops to the back-end and… [all …]
/linux/tools/perf/pmu-events/arch/x86/goldmont/
H A D	pipeline.json	240 …ocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g.… 249 …ource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), r… 321 "BriefDescription": "Self-Modifying Code detected", 325 …ction and has to perform a machine clear because of that modification. Self-modifying code (SMC) … 330 "BriefDescription": "Uops issued to the back end per cycle", 334 …end and allocated into the back end of the machine. This event counts uops that retire as well as… 338 "BriefDescription": "Uops requested but not-delivered to the back-end per cycle", 342 …-end inefficiencies. I.e. when front-end of the machine is not delivering uops to the back-end and… 370 …ued by the micro-sequencer (MS). Counts both the uops from a micro-coded instruction, and the uop…
/linux/sound/soc/fsl/
H A D	fsl_asrc_dma.c	1 // SPDX-License-Identifier: GPL-2.0 9 #include <linux/dma-mapping.h> 11 #include <linux/dma/imx-dma.h> 37 chan->private = param; in filter() 45 struct snd_pcm_runtime runtime = substream->runtime; in fsl_asrc_dma_complete() 46 struct fsl_asrc_pair pair = runtime->private_data; in fsl_asrc_dma_complete() 48 pair->pos += snd_pcm_lib_period_bytes(substream); in fsl_asrc_dma_complete() 49 if (pair->pos >= snd_pcm_lib_buffer_bytes(substream)) in fsl_asrc_dma_complete() 50 pair->pos = 0; in fsl_asrc_dma_complete() 58 u8 dir = substream->stream == SNDRV_PCM_STREAM_PLAYBACK ? OUT : IN; in fsl_asrc_dma_prepare_and_submit() [all …]
/linux/fs/erofs/
H A D	namei.c	1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (C) 2017-2018 HUAWEI, Inc. 12 const unsigned char end; member 15 / based on the end of qn is accurate and it must have the trailing '\0' / 23 on-disk error, let's only BUG_ON in the debugging mode. in erofs_dirnamecmp() 27 DBG_BUGON(qd->name > qd->end); in erofs_dirnamecmp() 30 /* However it is absolutely safe if < qd->end */ in erofs_dirnamecmp() 31 while (qd->name + i < qd->end && qd->name[i] != '\0') { in erofs_dirnamecmp() 32 if (qn->name[i] != qd->name[i]) { in erofs_dirnamecmp() 34 return qn->name[i] > qd->name[i] ? 1 : -1; in erofs_dirnamecmp() [all …]
/linux/Documentation/userspace-api/media/v4l/
H A D	metafmt-pisp-be.rst	1 .. SPDX-License-Identifier: GPL-2.0 3 .. _v4l2-meta-fmt-rpi-be-cfg: 9 Raspberry Pi PiSP Back End configuration format 12 The Raspberry Pi PiSP Back End memory-to-memory image signal processor is 14 to the `pispbe-config` output video device node using the 17 The PiSP Back End processes images in tiles, and its configuration requires 22 <https://datasheets.raspberrypi.com/camera/raspberry-pi-image-signal-processor-specification.pdf>`_ 23 provide detailed description of the ISP back end configuration and programming 27 ------------------------- 38 --------------- [all …]
/linux/Documentation/admin-guide/media/
H A D	raspberrypi-pisp-be.rst	1 .. SPDX-License-Identifier: GPL-2.0 4 Raspberry Pi PiSP Back End Memory-to-Memory ISP (pisp-be) 7 The PiSP Back End 10 The PiSP Back End is a memory-to-memory Image Signal Processor (ISP) which reads 13 pixel data back to memory through two distinct output channels. 18 The PiSP Back End ISP processes images in tiles. The handling of image 19 tessellation and the computation of low-level configuration parameters is 24 an image sensor through a MIPI CSI-2 compatible capture interface, storing them 25 in DRAM memory and processing them in the PiSP Back End to obtain images usable 29 The pisp-be driver [all …]
/linux/arch/sh/mm/
H A D	cache-sh2a.c	1 // SPDX-License-Identifier: GPL-2.0-only 3 * arch/sh/mm/cache-sh2a.c 47 * Write back the dirty D-caches, but not invalidate them. 53 unsigned long begin, end; in sh2a__flush_wback_region() local 57 begin = (unsigned long)start & ~(L1_CACHE_BYTES-1); in sh2a__flush_wback_region() 58 end = ((unsigned long)start + size + L1_CACHE_BYTES-1) in sh2a__flush_wback_region() 59 & ~(L1_CACHE_BYTES-1); in sh2a__flush_wback_region() 66 if (((end - begin) >> PAGE_SHIFT) >= MAX_OCACHE_PAGES) { in sh2a__flush_wback_region() 68 end = begin + (nr_ways * current_cpu_data.dcache.way_size); in sh2a__flush_wback_region() 70 for (v = begin; v < end; v += L1_CACHE_BYTES) { in sh2a__flush_wback_region() [all …]
H A D	flush-sh4.c	1 // SPDX-License-Identifier: GPL-2.0 9 * Write back the dirty D-caches, but not invalidate them. 16 reg_size_t aligned_start, v, cnt, end; in sh4__flush_wback_region() local 19 v = aligned_start & ~(L1_CACHE_BYTES-1); in sh4__flush_wback_region() 20 end = (aligned_start + size + L1_CACHE_BYTES-1) in sh4__flush_wback_region() 21 & ~(L1_CACHE_BYTES-1); in sh4__flush_wback_region() 22 cnt = (end - v) / L1_CACHE_BYTES; in sh4__flush_wback_region() 33 cnt -= 8; in sh4__flush_wback_region() 38 cnt--; in sh4__flush_wback_region() 43 * Write back the dirty D-caches and invalidate them. [all …]
/linux/arch/arm/mm/
H A D	cache-fa.S	`1 /* SPDX-License-Identifier: GPL-2.0-only / 3 linux/arch/arm/mm/cache-fa.S 6 * Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt> 8 * Based on cache-v4wb.S: 9 * Copyright (C) 1997-2002 Russell king 19 #include "proc-macros.S" 76 * flush_user_cache_range(start, end, flags) 81 * - start - start address (inclusive, page aligned) 82 * - end - end address (exclusive, page aligned) 83 * - flags - vma_area_struct flags describing address space [all …]`

12 3 4 5 6 7 8 9 10 >>...51