/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64SchedPredicates.td | 40 // Check the extension type in the register offset addressing mode. 48 // Check for scaling in the register offset addressing mode. 145 // load using the post index addressing mode. 174 // store using the post index addressing mode. 195 // or store using the post index addressing mode. 200 // using the register offset addressing mode. 216 // using the register offset addressing mode. 228 // store using the register offset addressing mode. 254 // Identify a load or store using the register offset addressing mode
|
/freebsd/share/doc/smm/18.net/ |
H A D | 2.t | 45 data transport services with minimal addressing 47 Addressing at this level is normally host to host, 53 flow control, and service addressing are normally 65 addressing which are mapped into formats required
|
/freebsd/lib/libpmc/pmu-events/arch/arm64/fujitsu/a64fx/ |
H A D | instruction.json | 120 …is event counts architecturally executed operations that uses 'pre-index' as its addressing mode.", 123 …his event counts architecturally executed operations that uses 'pre-index' as its addressing mode." 126 …s event counts architecturally executed operations that uses 'post-index' as its addressing mode.", 129 …is event counts architecturally executed operations that uses 'post-index' as its addressing mode."
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
H A D | HexagonBaseInfo.h | 31 NoAddrMode = 0, // No addressing mode 32 Absolute = 1, // Absolute addressing mode 33 AbsoluteSet = 2, // Absolute set addressing mode 37 PostInc = 6 // Post increment addressing mode 127 // Addressing mode for load/store instructions.
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86SpeculativeExecutionSideEffectSuppression.cpp | 48 "branch instruction has an input to the addressing mode that is a " 75 // This function returns whether the passed instruction uses a memory addressing 76 // mode that is constant. We treat all memory addressing modes that read 78 // of the EFLAGS register results in an addressing mode being considered 156 // This is a branch, but it only has constant addressing mode and we're in runOnMachineFunction()
|
/freebsd/contrib/netbsd-tests/usr.bin/sort/ |
H A D | t_sort.sh | 830 atf_set "descr" "Tests +- addressing: +1 should become -k2.1" 854 atf_set "descr" "Tests +- addressing: +1 -2 should become -k2.1,2.0" 878 atf_set "descr" "Tests +- addressing: '-- +0' raised a '-k1.1: No" \ 891 atf_set "descr" "Tests += addressing: apparently nonmonotone field" \ 908 atf_set "descr" "Tests +- addressing: 'file +0' raised a '-k1.1: No" \ 924 atf_set "descr" "Tests +- addressing: intermediate wrong behavior" \ 936 atf_set "descr" "Tests +- addressing: invalid record delimiter" 956 atf_set "descr" "Tests +- addressing: using -T caused a 'No such file" \ 968 atf_set "descr" "Tests +- addressing: field without end"
|
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/ |
H A D | M68kISelDAGToDAG.cpp | 134 /// Return true if this addressing mode is already PC-relative. 411 /// specified addressing mode without any further recursion. 449 // PC relative addressing: %PC + 16-bit displacement! in matchAddressRecursively() 521 /// Add the specified node to the specified addressing mode, returning true if 522 /// it cannot be done. This just pattern matches for the addressing mode. 570 /// addressing mode. These wrap things that will resolve down into a symbol 574 // If the addressing mode already has a symbol as the displacement, we can in matchWrapper() 964 // In order to tell AsmPrinter the exact addressing mode we select here, which in SelectInlineAsmMemoryOperand() 967 // the addressing mode kind. in SelectInlineAsmMemoryOperand() 977 // Try every supported (memory) addressing modes. in SelectInlineAsmMemoryOperand() [all …]
|
H A D | M68kAsmPrinter.cpp | 107 // Immediate value that goes here is the addressing mode kind we set in PrintAsmMemoryOperand() 110 // Skip the addressing mode kind operand. in PrintAsmMemoryOperand() 140 llvm_unreachable("Unrecognized memory addressing mode"); in PrintAsmMemoryOperand()
|
/freebsd/contrib/processor-trace/libipt/internal/include/ |
H A D | pti-disp_default.h | 36 /* Effective Addressing Mode: ptem_unknown. */ { 79 /* Effective Addressing Mode: ptem_16bit. */ { 122 /* Effective Addressing Mode: ptem_32bit. */ { 165 /* Effective Addressing Mode: ptem_64bit. */ {
|
H A D | pti-sib.h | 36 /* Effective Addressing Mode: ptem_unknown. */ { 79 /* Effective Addressing Mode: ptem_16bit. */ { 122 /* Effective Addressing Mode: ptem_32bit. */ { 165 /* Effective Addressing Mode: ptem_64bit. */ {
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMAddressingModes.h | 1 //===-- ARMAddressingModes.h - ARM Addressing Modes -------------*- C++ -*-===// 9 // This file contains the ARM addressing mode implementation stuff. 25 /// ARM_AM - ARM Addressing Mode Stuff 76 default: llvm_unreachable("Unknown addressing sub-mode!"); in getAMSubModeStr() 85 // Addressing Mode #1: shift_operand with registers 88 // This 'addressing mode' is used for arithmetic instructions. It can 383 // Addressing Mode #2 396 // If this addressing mode is a frame index (before prolog/epilog insertion 418 // Addressing Mode #3 444 // Addressing Mode #4 [all …]
|
/freebsd/contrib/llvm-project/lldb/include/lldb/API/ |
H A D | SBProcess.h | 448 /// numbers of bits relevant to addressing. It is possible to have 468 /// for addressing will be set to 1 in the mask. 482 /// The address mask to set. Bits which are not used for addressing 493 /// Set the number of bits used for addressing in this Process. 496 /// as the number of low order bits that are relevant to addressing, 507 /// Number of bits that are used for addressing. 509 /// are relevant for addressing, and that higher-order bits may 524 /// Bits that are not used in addressing may be used for other purposes;
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonInstrFormats.td | 9 // Addressing modes for load/store instructions 14 def NoAddrMode : AddrModeType<0>; // No addressing mode 15 def Absolute : AddrModeType<1>; // Absolute addressing mode 16 def AbsoluteSet : AddrModeType<2>; // Absolute set addressing mode 20 def PostInc : AddrModeType<6>; // Post increment addressing mode 135 // Addressing mode for load/store instructions.
|
/freebsd/contrib/llvm-project/lldb/bindings/interface/ |
H A D | SBProcessDocstrings.i | 209 The bits which are not used for addressing are set to 1 in the returned 219 used for addressing should be set to 1 in the mask. 227 Set the number of low bits relevant for addressing in this Process 236 Given a virtual address, clear the bits that are not used for addressing
|
/freebsd/sys/contrib/device-tree/Bindings/mtd/ |
H A D | jedec,spi-nor.txt | 72 - broken-flash-reset : Some flash devices utilize stateful addressing modes 73 (e.g., for 32-bit addressing) which need to be managed
|
/freebsd/share/man/man4/ |
H A D | netintro.4 | 57 packet fragmentation and reassembly, routing, addressing, and 60 methods of addressing, though the current protocol implementations 75 usually determined by the addressing structure inherent in 122 .Sh ADDRESSING
|
H A D | netgraph.4 | 203 addressing). 211 for the message (absolute addressing). 214 addressing 219 addressing modes are available to control programs outside the kernel; 227 that is suitable for addressing a reply. 583 .Ss Addressing 587 addressing any single node in the graph. 659 In each of these cases, where a relative addressing mode is 686 addressing to route the messages.
|
H A D | unix.4 | 53 file system pathnames for addressing. 54 .Sh ADDRESSING 113 protocol family does not support broadcast addressing or any form
|
/freebsd/sys/dev/mdio/ |
H A D | mdio_if.m | 95 * MDIO_DEVADDR_NONE to request Clause 22 register addressing. 112 * MDIO_DEVADDR_NONE to request Clause 22 register addressing.
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600InstrInfo.h | 213 /// Reserve the registers that may be accessed using indirect addressing. 221 /// We model indirect addressing using a virtual address space that can be 233 /// read or write or -1 if indirect addressing is not used by this program. 237 /// read or write or -1 if indirect addressing is not used by this program.
|
/freebsd/contrib/libcxxrt/ |
H A D | dwarf_eh.h | 82 * the low four of an octet. The high four bits store the addressing mode. 90 * DWARF addressing mode constants. When reading a pointer value from a DWARF 91 * exception table, you must know how it is stored and what the addressing mode 93 * number. The high four bits tell you the addressing mode, allowing you to 114 * Returns the addressing mode component of this encoding.
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZOperands.td | 89 // Constructs an AsmOperandClass for addressing mode FORMAT, treating the 101 // Constructs an instruction operand for an addressing mode. FORMAT, 115 // Constructs both a DAG pattern and instruction operand for an addressing mode. 120 // choices for the same underlying addressing mode. SUFFIX is similarly 132 // An addressing mode with a base and displacement but no index. 138 // An addressing mode with a base, displacement and index. 161 // An addressing mode with a base, displacement and a vector index. 601 // Addressing modes 629 // DAG patterns and operands for addressing modes. Each mode has
|
/freebsd/contrib/llvm-project/llvm/lib/Target/MSP430/ |
H A D | MSP430ISelDAGToDAG.cpp | 142 /// MatchWrapper - Try to match MSP430ISD::Wrapper node into an addressing mode. 146 // If the addressing mode already has a symbol as the displacement, we can in MatchWrapper() 176 /// specified addressing mode without any further recursion. 251 /// SelectAddr - returns true if it is able pattern match an addressing mode. 252 /// It returns the operands which make up the maximal addressing mode it can
|
/freebsd/sys/dev/bhnd/cores/chipc/ |
H A D | chipc.h | 81 uint8_t backplane_64; /**< Backplane supports 64-bit addressing. 84 addressing. */
|
/freebsd/crypto/openssl/crypto/perlasm/ |
H A D | README.md | 32 &BP(off,base,index,scale) Byte pointer addressing 33 &DWP(off,base,index,scale) Word pointer addressing
|