Home
last modified time | relevance | path

Searched +full:sw +full:- +full:managed (Results 1 – 25 of 50) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dmicrochip,sparx5-switch.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/net/microchip,sparx5-switch.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Steen Hegelund <steen.hegelund@microchip.com>
11 - Lars Povlsen <lars.povlsen@microchip.com>
12 - Daniel Machon <daniel.machon@microchip.com>
15 The SparX-5 Enterprise Ethernet switch family provides a rich set of
16 Enterprise switching features such as advanced TCAM-based VLAN and
18 security through TCAM-based frame processing using versatile content
[all …]
H A Dsnps,dwmac.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Torgue <alexandre.torgue@foss.st.com>
11 - Giuseppe Cavallaro <peppe.cavallaro@st.com>
12 - Jose Abreu <joabreu@synopsys.com>
23 - snps,dwmac
24 - snps,dwmac-3.40a
25 - snps,dwmac-3.50a
26 - snps,dwmac-3.610
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Daxp20x.txt4 axp152 (X-Powers)
5 axp202 (X-Powers)
6 axp209 (X-Powers)
7 axp221 (X-Powers)
8 axp223 (X-Powers)
9 axp803 (X-Powers)
10 axp806 (X-Powers)
11 axp809 (X-Powers)
12 axp813 (X-Powers)
20 - compatible: should be one of:
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Frontend/Offloading/
H A DOffloadWrapper.cpp1 //===- OffloadWrapper.cpp ---------------------------------------*- C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
129 auto *Image = new GlobalVariable(M, Data->getType(), /*isConstant=*/true, in createBinDesc()
132 Image->setUnnamedAddr(GlobalValue::UnnamedAddr::Global); in createBinDesc()
133 Image->setSection(Relocatable ? ".llvm.offloading.relocatable" in createBinDesc()
135 Image->setAlignment(Align(object::OffloadBinary::getAlignment())); in createBinDesc()
148 Binary.bytes_begin() + Header->EntryOffset); in createBinDesc()
150 auto *Begin = ConstantInt::get(getSizeTTy(M), Entry->ImageOffset); in createBinDesc()
152 ConstantInt::get(getSizeTTy(M), Entry->ImageOffset + Entry->ImageSize); in createBinDesc()
[all …]
/freebsd/sys/dev/kbd/
H A Dkbdreg.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (c) 1999 Kazutaka YOKOTA <yokota@zodiac.mech.utsunomiya-u.ac.jp>
119 /* the following fields are managed by kbdio */
121 int kb_minor; /* minor number of the sub-device */
137 * The lower 16 bits are device-specific.
168 #define KBD_IS_VALID(k) ((k)->kb_flags & KB_VALID)
169 #define KBD_VALID(k) ((k)->kb_flags |= KB_VALID)
170 #define KBD_INVALID(k) ((k)->kb_flags &= ~KB_VALID)
171 #define KBD_HAS_DEVICE(k) (!((k)->kb_flags & KB_NO_DEVICE))
[all …]
/freebsd/sys/dev/cxgb/common/
H A Dcxgb_mc5.c2 SPDX-License-Identifier: BSD-2-Clause
52 /* IDT LAR register address and value for 144-bit mode (low 32 bits) */
117 * Returns -1 on failure, 0 on success.
125 return -1; in mc5_write()
133 adapter_t *adap = mc5->adapter; in init_mask_data_array()
137 * 72-bit entries. in init_mask_data_array()
139 unsigned int size72 = mc5->tcam_size; in init_mask_data_array()
142 if (mc5->mode == MC5_MODE_144_BIT) { in init_mask_data_array()
143 size72 *= 2; /* 1 144-bit entry is 2 72-bit entries */ in init_mask_data_array()
152 return -1; in init_mask_data_array()
[all …]
/freebsd/sys/contrib/dev/athk/ath11k/
H A Dhal_desc.h1 /* SPDX-License-Identifier: BSD-3-Clause-Clear */
3 * Copyright (c) 2018-2019 The Linux Foundation. All rights reserved.
33 * Producer: SW/FW
42 * Cookie field exclusively used by SW. HW ignores the contents,
46 * Field can be used by SW to for example associate the buffers
509 * Consumer: REO/SW/FW
530 * Indicates the MPDU was received as part of an A-MPDU.
534 * this frame shall be pushed to SW or deleted.
616 * field is still valid for MPDU frames without A-MSDU. It still
710 * Consumer: REO/SW/FW
[all …]
/freebsd/sys/contrib/dev/athk/ath12k/
H A Dhal_desc.h1 /* SPDX-License-Identifier: BSD-3-Clause-Clear */
3 * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
4 * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
34 * Producer: SW/FW
43 * Cookie field exclusively used by SW. HW ignores the contents,
47 * Field can be used by SW to for example associate the buffers
610 * Consumer: REO/SW/FW
625 * Indicates the MPDU was received as part of an A-MPDU.
629 * this frame shall be pushed to SW or deleted.
715 * field is still valid for MPDU frames without A-MSDU. It still
[all …]
/freebsd/sys/dev/e1000/
H A De1000_ich8lan.c2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
36 * 82562G-2 10/100 Network Connection
38 * 82562GT-2 10/100 Network Connection
40 * 82562V-2 10/100 Network Connection
41 * 82566DC-2 Gigabit Network Connection
43 * 82566DM-2 Gigabit Network Connection
50 * 82567LM-2 Gigabit Network Connection
51 * 82567LF-2 Gigabit Network Connection
52 * 82567V-2 Gigabit Network Connection
[all …]
H A De1000_mac.c2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
42 * e1000_init_mac_ops_generic - Initialize MAC function pointers
45 * Setups up the function pointers to no-op functions
49 struct e1000_mac_info *mac = &hw->mac; in e1000_init_mac_ops_generic()
53 mac->ops.init_params = e1000_null_ops_generic; in e1000_init_mac_ops_generic()
54 mac->ops.init_hw = e1000_null_ops_generic; in e1000_init_mac_ops_generic()
55 mac->ops.reset_hw = e1000_null_ops_generic; in e1000_init_mac_ops_generic()
56 mac->ops.setup_physical_interface = e1000_null_ops_generic; in e1000_init_mac_ops_generic()
57 mac->ops.get_bus_info = e1000_null_ops_generic; in e1000_init_mac_ops_generic()
[all …]
/freebsd/sys/contrib/ncsw/Peripherals/FM/Pcd/
H A Dfm_replic.c2 * Copyright 2008-2012 Freescale Semiconductor Inc.
64 /* the last member index is different between add and remove operation - in GetMemberPosition()
65 in case of remove - this is exactly the last member index in GetMemberPosition()
66 in case of add - this is the last member index + 1 - e.g. in GetMemberPosition()
72 lastMemberIndex = p_ReplicGroup->numOfEntries; in GetMemberPosition()
74 lastMemberIndex = p_ReplicGroup->numOfEntries-1; in GetMemberPosition()
100 if ((p_MemberParams->nextEngine != e_FM_PCD_DONE) && in MemberCheckParams()
101 (p_MemberParams->nextEngine != e_FM_PCD_KG) && in MemberCheckParams()
102 (p_MemberParams->nextEngine != e_FM_PCD_PLCR)) in MemberCheckParams()
120 if (!IN_RANGE(2, p_ReplicGroupParam->maxNumOfEntries, FM_PCD_FRM_REPLIC_MAX_NUM_OF_ENTRIES)) in CheckParams()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVFrameLowering.cpp1 //===-- RISCVFrameLowering.cpp - RISC-V Frame Information -----------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
9 // This file contains the RISC-V implementation of TargetFrameLowering class.
11 //===----------------------------------------------------------------------===//
48 {/*ra*/ RISCV::X1, -1}, {/*s0*/ RISCV::X8, -2},
49 {/*s1*/ RISCV::X9, -3}, {/*s2*/ RISCV::X18, -4},
50 {/*s3*/ RISCV::X19, -5}, {/*s4*/ RISCV::X20, -6},
51 {/*s5*/ RISCV::X21, -7}, {/*s6*/ RISCV::X22, -8},
52 {/*s7*/ RISCV::X23, -9}, {/*s8*/ RISCV::X24, -10},
[all …]
/freebsd/usr.bin/procstat/
H A Dprocstat.11 .\"-
2 .\" Copyright (c) 2007-2009 Robert N. M. Watson
34 .Op Fl -libxo
42 .Op Fl -libxo
50 .Op Fl -libxo
73 .Op Fl -libxo
96 .Op Fl -libxo
104 .Op Fl -libxo
107 .Op Fl -libxo
110 .Op Fl -libxo
[all …]
/freebsd/sys/powerpc/include/
H A Dpte.h1 /*-
2 * SPDX-License-Identifier: BSD-4-Clause
46 /* 32-bit PTE */
56 /* 64-bit (long) PTE */
82 /* 32-bit PTE definitions */
100 #define PTE_SW 0x00000001 /* Super. Write-Only (U: RO, S: RW) */
108 /* 64-bit PTE definitions */
125 #define EXTEND_PTE(x) UINT64_C(x) /* make constants 64-bit */
141 #define LPTE_SW EXTEND_PTE( PTE_SW ) /* Super. Write-Only */
150 #define HPT_SP_MASK (HPT_SP_SIZE - 1)
[all …]
/freebsd/sys/contrib/dev/iwlwifi/pcie/gen1_2/
H A Drx.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2003-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
11 #include "iwl-prph.h"
12 #include "iwl-io.h"
14 #include "iwl-op-mode.h"
15 #include "pcie/iwl-context-info-v2.h"
37 * to -- the driver can read up to (but not including) this position and get
39 * The READ index is managed by the firmware once the card is enabled.
[all …]
/freebsd/sys/contrib/dev/iwlwifi/
H A Diwl-trans.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
4 * Copyright (C) 2016-2017 Intel Deutschland GmbH
5 * Copyright (C) 2019-2021, 2023-2025 Intel Corporation
12 #include "iwl-trans.h"
13 #include "iwl-drv.h"
14 #include "iwl-fh.h"
18 #include "pcie/iwl-context-info-v2.h"
39 if (strcmp(tmp->name, name)) in iwl_trans_get_restart_data()
53 strcpy(data->name, name); in iwl_trans_get_restart_data()
55 list_add_tail(&data->list, &restart_data_list); in iwl_trans_get_restart_data()
[all …]
/freebsd/sys/contrib/dev/athk/ath10k/
H A Dce.c1 // SPDX-License-Identifier: ISC
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
23 * an address, length, and meta-data.
38 * There are several "contexts" managed by this layer -- more, it
39 * may seem -- than should be needed. These are provided mainly for
41 * implementation. There are per-CopyEngine recv, send, and watermark
45 * also a per-transfer context supplied by the caller when a buffer
47 * These per-transfer contexts are echoed back to the caller when
54 u32 ce_id = ce_state->id; in shadow_sr_wr_ind_addr()
[all …]
/freebsd/sys/dev/mlx4/
H A Ddevice.h14 * - Redistributions of source code must retain the above
18 * - Redistributions in binary form must reproduce the above
38 #include <linux/radix-tree.h>
93 /* base qkey for use in sriov tunnel-qp/proxy-qp communication.
112 MLX4_MFUNC_EQE_MASK = (MLX4_MFUNC_MAX_EQES - 1)
116 * -device managed - High level API for ib and eth flow steering. FW is
118 * - B0 steering mode - Common low level API for ib and (if supported) eth.
119 * - A0 steering mode - Limited low level API for eth. In case of IB,
146 return "Device managed flow steering"; in mlx4_steering_mode_str()
242 /* bit enums for an 8-bit flags field indicating special use
[all …]
/freebsd/sys/contrib/device-tree/Bindings/riscv/
H A Dextensions.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RISC-V ISA extensions
10 - Paul Walmsley <paul.walmsley@sifive.com>
11 - Palmer Dabbelt <palmer@sifive.com>
12 - Conor Dooley <conor@kernel.org>
15 RISC-V has a large number of extensions, some of which are "standard"
16 extensions, meaning they are ratified by RISC-V International, and others
36 Identifies the specific RISC-V instruction set architecture
[all …]
/freebsd/sys/dev/ixgbe/
H A Dixgbe_x550.c3 Copyright (c) 2001-2020, Intel Corporation
47 * ixgbe_init_ops_X550 - Inits func ptrs and MAC type
55 struct ixgbe_mac_info *mac = &hw->mac; in ixgbe_init_ops_X550()
56 struct ixgbe_eeprom_info *eeprom = &hw->eeprom; in ixgbe_init_ops_X550()
62 mac->ops.dmac_config = ixgbe_dmac_config_X550; in ixgbe_init_ops_X550()
63 mac->ops.dmac_config_tcs = ixgbe_dmac_config_tcs_X550; in ixgbe_init_ops_X550()
64 mac->ops.dmac_update_tcs = ixgbe_dmac_update_tcs_X550; in ixgbe_init_ops_X550()
65 mac->ops.setup_eee = NULL; in ixgbe_init_ops_X550()
66 mac->ops.set_source_address_pruning = in ixgbe_init_ops_X550()
68 mac->ops.set_ethertype_anti_spoofing = in ixgbe_init_ops_X550()
[all …]
/freebsd/share/man/man4/
H A Dice.42 .\" SPDX-License-Identifier: BSD-3-Clause
4 .\" Copyright (c) 2019-2020, Intel Corporation
73 .Bl -bullet -compact
91 .Sx Link-Level Flow Control
113 .Sx Optics and auto-negotiation
115 .Sx PCI-Express Slot Bandwidth
236 To use RDMA monitoring, more MSI-X interrupts may need to be reserved.
241 .Bd -literal -offset indent
245 The number of extra MSI-X interrupt vectors may need to be adjusted.
248 .Bd -literal -offset indent
[all …]
/freebsd/sys/contrib/openzfs/cmd/zpool_influxdb/dashboards/grafana/
H A DZFS-pool-latency-heatmaps-influxdb.json4 "name": "DS_MACBOOK-INFLUX",
5 "label": "macbook-influx",
33 "id": "jdbranham-diagram-panel",
49 "datasource": "-- Grafana --",
58 "description": "Top-level ZFS pool latency by ZIO type",
68 "datasource": "${DS_MACBOOK-INFLUX}",
93 "datasource": "${DS_MACBOOK-INFLUX}",
217 "datasource": "${DS_MACBOOK-INFLUX}",
330 "datasource": "${DS_MACBOOK-INFLUX}",
355 "datasource": "${DS_MACBOOK-INFLUX}",
[all …]
/freebsd/sys/dev/ice/
H A Dice_lib.c1 /* SPDX-License-Identifier: BSD-3-Clause */
270 * ice_map_bar - Map PCIe BAR memory
281 if (bar->res != NULL) { in ice_map_bar()
286 bar->rid = PCIR_BAR(bar_num); in ice_map_bar()
287 bar->res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &bar->rid, in ice_map_bar()
289 if (!bar->res) { in ice_map_bar()
294 bar->tag = rman_get_bustag(bar->res); in ice_map_bar()
295 bar->handle = rman_get_bushandle(bar->res); in ice_map_bar()
296 bar->size = rman_get_size(bar->res); in ice_map_bar()
302 * ice_free_bar - Free PCIe BAR memory
[all …]
/freebsd/sys/dev/igc/
H A Digc_mac.c1 /*-
4 * SPDX-License-Identifier: BSD-3-Clause
13 * igc_init_mac_ops_generic - Initialize MAC function pointers
16 * Setups up the function pointers to no-op functions
20 struct igc_mac_info *mac = &hw->mac; in igc_init_mac_ops_generic()
24 mac->ops.init_params = igc_null_ops_generic; in igc_init_mac_ops_generic()
25 mac->ops.config_collision_dist = igc_config_collision_dist_generic; in igc_init_mac_ops_generic()
26 mac->ops.rar_set = igc_rar_set_generic; in igc_init_mac_ops_generic()
30 * igc_null_ops_generic - No-op function, returns 0
40 * igc_null_mac_generic - No-op function, return void
[all …]
/freebsd/sys/contrib/alpine-hal/
H A Dal_hal_pcie.h1 /*-
10 found at http://www.gnu.org/licenses/gpl-2.0.html
43 * - Port initialization
44 * - Link operation
45 * - Interrupts transactions generation (Endpoint mode).
46 * - Configuration Access management functions
47 * - Internal Translation Unit programming
50 * - PCIe transactions generation and reception (except interrupts as mentioned
51 * above) as this functionality is done by the port without need for sw
53 * - Configuration Access: those transactions are generated automatically by
[all …]

12