Home
last modified time | relevance | path

Searched full:sja1000 (Results 1 – 25 of 37) sorted by relevance

12

/linux/Documentation/devicetree/bindings/net/can/
H A Dnxp,sja1000.yaml4 $id: http://devicetree.org/schemas/net/can/nxp,sja1000.yaml#
7 title: Memory mapped SJA1000 CAN controller from NXP (formerly Philips)
16 - nxp,sja1000
17 - technologic,sja1000
20 - renesas,r9a06g032-sja1000 # RZ/N1D
21 - renesas,r9a06g033-sja1000 # RZ/N1S
22 - const: renesas,rzn1-sja1000 # RZ/N1
46 The internal clock frequency used by the SJA1000 is half of that value.
97 - technologic,sja1000
98 - renesas,rzn1-sja1000
[all …]
H A Dctu,ctucanfd.yaml17 OpenCores SJA1000 compatible controllers
18 [3] project : https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top
/linux/drivers/net/can/sja1000/
H A Dtscan1.c19 #include "sja1000.h"
41 /* PLD mode register SJA1000 IO enable bit */
54 /* SJA1000 register space size */
57 /* SJA1000 crystal frequency (16MHz) */
60 /* SJA1000 IO base addresses */
65 /* Read SJA1000 register */
71 /* Write SJA1000 register */
130 /* Select the first SJA1000 IO address that is free and that works */ in tscan1_probe()
137 /* Set SJA1000 IO base address and enable it */ in tscan1_probe()
142 /* SJA1000 probe succeeded; turn LED off and return */ in tscan1_probe()
[all …]
H A DKconfig4 tristate "Philips/NXP SJA1000 devices"
89 tristate "ISA Bus based legacy SJA1000 driver"
92 This driver adds legacy support for SJA1000 chips connected to
96 tristate "Generic Platform Bus based SJA1000 driver"
98 This driver adds support for the SJA1000 chips connected to
115 SJA1000 IO base addresses are chosen heuristically (first that works).
H A Dplx_pci.c21 #include "sja1000.h"
27 "the SJA1000 chips");
81 * (meaning direct oscillator output) because the second SJA1000 chip
86 /* SJA1000 Control Register in the BasicCAN Mode */
89 /* States of some SJA1000 registers after hardware reset in the BasicCAN mode*/
95 /* States of some SJA1000 registers after hardware reset in the PeliCAN mode*/
161 /* Parameters for mapping the SJA1000 chips */
425 /* Bring the SJA1000 into the PeliCAN mode*/ in plx_pci_check_sja1000()
443 * For most cards it's enough for reset the SJA1000 chips.
505 /* reset the SJA1000 chip */ in plx_pci_reset_marathon_pci()
[all …]
H A Dsja1000.h2 * sja1000.h - Philips SJA1000 network device driver
50 #include <linux/can/platform/sja1000.h>
52 #define SJA1000_ECHO_SKB_MAX 1 /* the SJA1000 has one TX buffer object */
56 /* SJA1000 registers - manual section 6.4 (Pelican Mode) */
153 * SJA1000 private data structure
H A Df81601.c18 #include "sja1000.h"
91 /* Probe F81601 based device for the SJA1000 chips and register each
92 * available CAN channel to SJA1000 Socket-CAN subsystem.
176 /* Register SJA1000 device */ in f81601_pci_probe()
H A Dems_pcmcia.c18 #include "sja1000.h"
50 * (meaning direct oscillator output) because the second SJA1000 chip
119 /* Make sure SJA1000 is in reset mode */ in ems_pcmcia_check_chan()
158 * CAN channel to SJA1000 Socket-CAN subsystem.
221 /* Register SJA1000 device */ in ems_pcmcia_add_card()
H A DMakefile3 # Makefile for the SJA1000 CAN controller drivers.
13 obj-$(CONFIG_CAN_SJA1000) += sja1000.o
H A Dpeak_pcmcia.c20 #include "sja1000.h"
124 * (meaning direct oscillator output) because the second SJA1000 chip
174 * read a sja1000 register
182 * write a sja1000 register
189 /* sja1000 register changes control the leds state */ in pcan_write_canreg()
502 /* make sure SJA1000 is in reset mode */ in pcan_channel_present()
569 /* register SJA1000 device */ in pcan_add_channels()
662 /* sja1000 api uses iomem */ in pcan_probe()
H A Dems_pci.c19 #include "sja1000.h"
86 * (meaning direct oscillator output) because the second SJA1000 chip
196 /* Make sure SJA1000 is in reset mode */ in ems_pci_check_chan()
245 * CAN channel to SJA1000 Socket-CAN subsystem.
395 /* Register SJA1000 device */ in ems_pci_add_card()
H A Dsja1000.c2 * sja1000.c - Philips SJA1000 network device driver
65 #include "sja1000.h"
67 #define DRV_NAME "sja1000"
137 netdev_err(dev, "setting SJA1000 into reset mode failed!\n"); in set_reset_mode()
172 netdev_err(dev, "setting SJA1000 into normal mode failed!\n"); in set_normal_mode()
176 * initialize SJA1000 chip:
H A Dsja1000_isa.c15 #include <linux/can/platform/sja1000.h>
17 #include "sja1000.h"
24 MODULE_DESCRIPTION("Socket-CAN driver for SJA1000 on the ISA bus");
H A Dkvaser_pci.c14 * - Socketcan SJA1000 drivers
30 #include "sja1000.h"
260 /* Register SJA1000 device */ in kvaser_pci_add_chan()
H A Dpeak_pci.c23 #include "sja1000.h"
397 /* normal write sja1000 register method overloaded to catch when controller
407 /* sja1000 register changes control the leds state */ in peak_pciec_write_reg()
664 /* Create chain of SJA1000 devices */ in peak_pci_probe()
/linux/drivers/net/can/usb/
H A Dems_usb.c83 /* Mode register NXP LPC2119/SJA1000 CAN Controller */
87 /* ECC register NXP LPC2119/SJA1000 CAN Controller */
104 * but it expects SJA1000 bit settings based on 8MHz (is internally
123 /* Representation of the CAN parameters for the SJA1000 controller */
145 struct cpc_sja1000_params sja1000; member
160 /* SJA1000 CAN errors (compatible to NXP LPC2119) */
176 struct cpc_sja1000_can_error sja1000; member
357 u8 ecc = msg->msg.error.cc.regs.sja1000.ecc; in ems_usb_rx_err()
358 u8 txerr = msg->msg.error.cc.regs.sja1000.txerr; in ems_usb_rx_err()
359 u8 rxerr = msg->msg.error.cc.regs.sja1000.rxerr; in ems_usb_rx_err()
[all …]
/linux/drivers/net/can/ctucanfd/
H A DKconfig8 is available (https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top).
29 The core has been tested together with OpenCores SJA1000
32 company. FPGA design https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top.
/linux/drivers/net/can/softing/
H A Dsofting_platform.h16 * 1st with NEC or SJA1000
18 * 2nd only SJA1000
/linux/drivers/net/can/
H A Djanz-ican3.c148 * SJA1000 Status and Error Register Definitions
150 * Copied from drivers/net/can/sja1000/sja1000.h
181 /* SJA1000 Clock Input */
784 /* This algorithm was stolen from drivers/net/can/sja1000/sja1000.c */ in ican3_set_bus_state()
786 /* registers on the SJA1000 chip directly */ in ican3_set_bus_state()
1013 * We'll pretend that the SJA1000 told us that it ran out of buffer in ican3_handle_msglost()
1029 * The ICAN3 firmware provides the values of some SJA1000 registers when it
1031 * drivers/net/can/sja1000/sja1000.c file, and adapted as necessary
1042 /* we can only handle the SJA1000 part */ in ican3_handle_cevtind()
1044 netdev_err(mod->ndev, "unable to handle errors on non-SJA1000\n"); in ican3_handle_cevtind()
[all …]
H A DMakefile32 obj-$(CONFIG_CAN_SJA1000) += sja1000/
/linux/arch/powerpc/boot/dts/
H A Ddigsy_mtc.dts130 compatible = "nxp,sja1000";
137 compatible = "nxp,sja1000";
/linux/Documentation/devicetree/bindings/bus/
H A Dnvidia,tegra20-gmi.txt72 Example with two SJA1000 CAN controllers connected to the GMI bus. We wrap the
108 Example with one SJA1000 CAN controller connected to the GMI bus
/linux/arch/arm/boot/dts/renesas/
H A Dr9a06g032.dtsi457 compatible = "renesas,r9a06g032-sja1000", "renesas,rzn1-sja1000";
467 compatible = "renesas,r9a06g032-sja1000", "renesas,rzn1-sja1000";
/linux/Documentation/networking/
H A Dcan.rst1149 @133MHz with four SJA1000 CAN controllers from 2002 under heavy bus
1226 should use. Please have a look to the SJA1000 or MSCAN driver to
1281 sja1000: tseg1 1..16 tseg2 1..8 sjw 1..4 brp 1..64 brp-inc 1
1321 "sja1000: tseg1 1..16 tseg2 1..8 sjw 1..4 brp 1..64 brp-inc 1 clock 8000000"
1323 "sja1000". The minimum and maximum values of the time segment 1
1362 sja1000: clock 8000000 tseg1 1..16 tseg2 1..8 sjw 1..4 brp 1..64 brp-inc 1
1492 - Oliver Hartkopp (PF_CAN core, filters, drivers, bcm, SJA1000 driver)
1501 - Matthias Brukner (first SJA1000 CAN netdevice implementation Q2/2003)
1506 - Sascha Hauer (SJA1000 platform driver)
1507 - Sebastian Haas (SJA1000 EMS PCI driver)
[all …]
/linux/drivers/net/can/usb/peak_usb/
H A Dpcan_usb.c81 #define PCAN_USB_TX_SRR 0x01 /* SJA1000 SRR command */
82 #define PCAN_USB_TX_AT 0x02 /* SJA1000 AT command */
98 /* SJA1000 modes */

12