Home
last modified time | relevance | path

Searched full:sdx65 (Results 1 – 14 of 14) sorted by relevance

/linux/arch/arm/boot/dts/qcom/
H A Dqcom-sdx65.dtsi3 * SDX65 SoC device tree source
9 #include <dt-bindings/clock/qcom,gcc-sdx65.h>
15 #include <dt-bindings/interconnect/qcom,sdx65.h>
68 compatible = "qcom,scm-sdx65", "qcom,scm";
73 compatible = "qcom,sdx65-mc-virt";
205 compatible = "qcom,gcc-sdx65";
232 compatible = "qcom,sdx65-usb-hs-phy",
243 compatible = "qcom,sdx65-qmp-usb3-uni-phy";
268 compatible = "qcom,sdx65-system-noc";
303 compatible = "qcom,sdx65-pcie-ep", "qcom,sdx55-pcie-ep";
[all …]
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,sdx65-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sdx65-tlmm.yaml#
7 title: Qualcomm Technologies, Inc. SDX65 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm SDX65 SoC.
17 const: qcom,sdx65-tlmm
31 - $ref: "#/$defs/qcom-sdx65-tlmm-state"
34 $ref: "#/$defs/qcom-sdx65-tlmm-state"
38 qcom-sdx65-tlmm-state:
125 compatible = "qcom,sdx65-tlmm";
/linux/drivers/interconnect/qcom/
H A Dsdx65.c11 #include <dt-bindings/interconnect/qcom,sdx65.h>
876 { .compatible = "qcom,sdx65-mc-virt",
878 { .compatible = "qcom,sdx65-mem-noc",
880 { .compatible = "qcom,sdx65-system-noc",
890 .name = "qnoc-sdx65",
897 MODULE_DESCRIPTION("Qualcomm SDX65 NoC driver");
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,a7pll.yaml13 The A7 PLL on the Qualcomm platforms like SDX55, SDX65 is used to provide high
H A Dqcom,rpmhcc.yaml38 - qcom,sdx65-rpmh-clk
/linux/drivers/clk/qcom/
H A DKconfig349 tristate "A7 PLL driver for SDX55 and SDX65"
353 Support for the A7 PLL on SDX55 and SDX65 devices. It provides the CPU with
355 Say Y if you want to support higher CPU frequencies on SDX55 and SDX65
380 tristate "SDX55 and SDX65 APCS Clock Controller"
385 Support for the APCS Clock Controller on SDX55, SDX65 platforms. The
388 such as SDX55, SDX65.
1360 tristate "SDX65 Global Clock Controller"
1364 Support for the global clock controller on SDX65 devices.
H A Dgcc-sdx65.c14 #include <dt-bindings/clock/qcom,gcc-sdx65.h>
1565 { .compatible = "qcom,gcc-sdx65" },
1589 .name = "gcc-sdx65",
1606 MODULE_DESCRIPTION("QTI GCC SDX65 Driver");
H A DMakefile157 obj-$(CONFIG_SDX_GCC_65) += gcc-sdx65.o
H A Dclk-rpmh.c1113 { .compatible = "qcom,sdx65-rpmh-clk", .data = &clk_rpmh_sdx65},
/linux/drivers/pinctrl/qcom/
H A DKconfig.msm428 tristate "Qualcomm SDX65 pin controller driver"
434 Technologies Inc SDX65 platform.
H A DMakefile61 obj-$(CONFIG_PINCTRL_SDX65) += pinctrl-sdx65.o
/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sc8280xp-qmp-pcie-phy.yaml38 - qcom,sdx65-qmp-gen4x2-pcie-phy
/linux/drivers/phy/qualcomm/
H A Dphy-qcom-qmp-usb.c2292 if (of_device_is_compatible(dev->of_node, "qcom,sdx65-qmp-usb3-uni-phy")) in qmp_usb_parse_dt_legacy()
2511 .compatible = "qcom,sdx65-qmp-usb3-uni-phy",
H A Dphy-qcom-qmp-pcie.c6445 .compatible = "qcom,sdx65-qmp-gen4x2-pcie-phy",