Home
last modified time | relevance | path

Searched full:pcie_phy (Results 1 – 25 of 102) sorted by relevance

12345

/linux/drivers/phy/mediatek/
H A Dphy-mtk-pcie.c80 static void mtk_pcie_efuse_set_lane(struct mtk_pcie_phy *pcie_phy, in mtk_pcie_efuse_set_lane() argument
83 struct mtk_pcie_lane_efuse *data = &pcie_phy->efuse[lane]; in mtk_pcie_efuse_set_lane()
89 addr = pcie_phy->sif_base + PEXTP_ANA_LN0_TRX_REG + in mtk_pcie_efuse_set_lane()
112 struct mtk_pcie_phy *pcie_phy = phy_get_drvdata(phy); in mtk_pcie_phy_init() local
115 if (!pcie_phy->sw_efuse_en) in mtk_pcie_phy_init()
119 mtk_phy_update_field(pcie_phy->sif_base + PEXTP_ANA_GLB_00_REG, in mtk_pcie_phy_init()
120 EFUSE_GLB_INTR_SEL, pcie_phy->efuse_glb_intr); in mtk_pcie_phy_init()
122 for (i = 0; i < pcie_phy->data->num_lanes; i++) in mtk_pcie_phy_init()
123 mtk_pcie_efuse_set_lane(pcie_phy, i); in mtk_pcie_phy_init()
133 static int mtk_pcie_efuse_read_for_lane(struct mtk_pcie_phy *pcie_phy, in mtk_pcie_efuse_read_for_lane() argument
[all …]
/linux/Documentation/devicetree/bindings/pci/
H A Drockchip,rk3399-pcie-ep.yaml63 phys = <&pcie_phy 0>, <&pcie_phy 1>, <&pcie_phy 2>, <&pcie_phy 3>;
H A Dsocionext,uniphier-pcie-ep.yaml133 phys = <&pcie_phy>;
H A Dsocionext,uniphier-pcie.yaml100 phys = <&pcie_phy>;
H A Dsamsung,exynos-pcie.yaml106 phys = <&pcie_phy>;
/linux/Documentation/devicetree/bindings/phy/
H A Dbrcm,sr-pcie-phy.txt26 pcie_phy: phy@40000000 {
39 phys = <&pcie_phy 0>;
H A Dbrcm,cygnus-pcie-phy.yaml62 pcie_phy: pcie_phy@301d0a0 {
H A Drockchip-pcie-phy.txt28 pcie_phy: pcie-phy {
H A Damlogic,meson-axg-pcie.yaml45 pcie_phy: pcie-phy@ff644000 {
H A Dsamsung,exynos-pcie-phy.yaml44 pcie_phy: pcie-phy@15680000 {
H A Dhisilicon,phy-hi3670-pcie.yaml67 pcie_phy: pcie-phy@fc000000 {
H A Dsocionext,uniphier-pcie-phy.yaml96 pcie_phy: phy@66038000 {
H A Dfsl,imx8-pcie-phy.yaml89 pcie_phy: pcie-phy@32f00000 {
/linux/arch/mips/pci/
H A Dpci-mt7620.c128 static void pcie_phy(unsigned long addr, unsigned long val) in pcie_phy() function
224 pcie_phy(0x0, 0x80); in mt7620_pci_hw_init()
225 pcie_phy(0x1, 0x04); in mt7620_pci_hw_init()
228 pcie_phy(0x68, 0xB4); in mt7620_pci_hw_init()
/linux/arch/arm64/boot/dts/broadcom/stingray/
H A Dstingray-pcie.dtsi37 phys = <&pcie_phy 8>;
47 pcie_phy: phy@0 { label
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7d.dtsi144 clock-names = "pcie", "pcie_bus", "pcie_phy";
156 fsl,imx7d-pcie-phy = <&pcie_phy>;
163 pcie_phy: pcie-phy@306d0000 { label
/linux/Documentation/devicetree/bindings/clock/
H A Dbrcm,iproc-clocks.yaml126 pcie_phy lcpll0 1 BCM_CYGNUS_LCPLL0_PCIE_PHY_REF_CLK
193 pcie_phy lcpll0 1 BCM_NSP_LCPLL0_PCIE_PHY_REF_CLK
354 - const: pcie_phy
H A Dqcom,gcc-apq8084.yaml76 <&pcie_phy>;
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3399-khadas-edge-v.dts23 &pcie_phy {
H A Drk3399-khadas-edge-captain.dts23 &pcie_phy {
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mm-verdin-yavia.dtsi107 &pcie_phy {
H A Dimx8mm-verdin-dev.dtsi107 &pcie_phy {
H A Dimx8mm-verdin-mallow.dtsi106 &pcie_phy {
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm5301x.dtsi82 clock-output-names = "lcpll0", "pcie_phy",
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt7986a-acelink-ew-7886cax.dts91 &pcie_phy {

12345