Home
last modified time | relevance | path

Searched full:ipq6018 (Results 1 – 25 of 27) sorted by relevance

12

/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,gcc-ipq6018.yaml4 $id: http://devicetree.org/schemas/clock/qcom,gcc-ipq6018.yaml#
7 title: Qualcomm Global Clock & Reset Controller on IPQ6018
16 domains on IPQ6018.
19 include/dt-bindings/clock/qcom,gcc-ipq6018.h
20 include/dt-bindings/reset/qcom,gcc-ipq6018.h
27 const: qcom,gcc-ipq6018
51 compatible = "qcom,gcc-ipq6018";
H A Dqcom,a53pll.yaml21 - qcom,ipq6018-a53pll
62 # Example 2 - A53 PLL found on IPQ6018 devices
65 compatible = "qcom,ipq6018-a53pll";
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,ipq6018-pinctrl.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,ipq6018-pinctrl.yaml#
7 title: Qualcomm Technologies, Inc. IPQ6018 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm IPQ6018 SoC.
17 const: qcom,ipq6018-pinctrl
28 - $ref: "#/$defs/qcom-ipq6018-tlmm-state"
31 $ref: "#/$defs/qcom-ipq6018-tlmm-state"
35 qcom-ipq6018-tlmm-state:
103 compatible = "qcom,ipq6018-pinctrl";
/linux/arch/arm64/boot/dts/qcom/
H A Dipq6018-cp01-c1.dts3 * IPQ6018 CP01 board device tree source
10 #include "ipq6018-mp5496.dtsi"
13 model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
14 compatible = "qcom,ipq6018-cp01", "qcom,ipq6018";
H A Dipq6018-mp5496.dtsi3 * ipq6018-mp5496.dtsi describes common properties (e.g. regulators) that
4 * apply to most devices that make use of the IPQ6018 SoC and MP5496 PMIC.
7 #include "ipq6018.dtsi"
/linux/Documentation/devicetree/bindings/crypto/
H A Dqcom-qce.yaml36 - qcom,ipq6018-qce
107 - qcom,ipq6018-qce
166 compatible = "qcom,ipq6018-qce", "qcom,ipq4019-qce", "qcom,qce";
/linux/Documentation/devicetree/bindings/net/
H A Dqcom,ipq4019-mdio.yaml21 - qcom,ipq6018-mdio
78 - qcom,ipq6018-mdio
/linux/drivers/pinctrl/qcom/
H A DKconfig.msm78 tristate "Qualcomm Technologies, Inc. IPQ6018 pin controller driver"
83 Qualcomm Technologies Inc. IPQ6018 platform. Select this for
84 IPQ6018.
H A DMakefile13 obj-$(CONFIG_PINCTRL_IPQ6018) += pinctrl-ipq6018.o
/linux/Documentation/devicetree/bindings/usb/
H A Dqcom,dwc3.yaml31 - qcom,ipq6018-dwc3
247 - qcom,ipq6018-dwc3
409 - qcom,ipq6018-dwc3
H A Dqcom,snps-dwc3.yaml33 - qcom,ipq6018-dwc3
239 - qcom,ipq6018-dwc3
423 - qcom,ipq6018-dwc3
/linux/Documentation/devicetree/bindings/hwlock/
H A Dqcom-hwspinlock.yaml25 - qcom,ipq6018-tcsr-mutex
/linux/Documentation/devicetree/bindings/mfd/
H A Dqcom,tcsr.yaml47 - qcom,tcsr-ipq6018
/linux/drivers/cpufreq/
H A Dqcom-cpufreq-nvmem.c378 * IPQ6018 family only has one bit to advertise the CPU in qcom_cpufreq_ipq6018_name_version()
387 "SoC ID %u is not part of IPQ6018 family, limiting to 1.2GHz!\n", in qcom_cpufreq_ipq6018_name_version()
631 { .compatible = "qcom,ipq6018", .data = &match_data_ipq6018 },
H A Dcpufreq-dt-platdev.c204 { .compatible = "qcom,ipq6018", },
/linux/drivers/clk/qcom/
H A Dapss-ipq6018.c157 .name = "qcom,apss-ipq6018-clk",
H A Dapss-ipq-pll.c211 { .compatible = "qcom,ipq6018-a53pll", .data = &ipq6018_pll_data },
H A Dgcc-ipq6018.c15 #include <dt-bindings/clock/qcom,gcc-ipq6018.h>
16 #include <dt-bindings/reset/qcom,gcc-ipq6018.h>
4611 { .compatible = "qcom,gcc-ipq6018" },
4665 .name = "qcom,gcc-ipq6018",
4682 MODULE_DESCRIPTION("Qualcomm Technologies, Inc. GCC IPQ6018 Driver");
/linux/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,smd-rpm.yaml53 - qcom,rpm-ipq6018
/linux/Documentation/devicetree/bindings/firmware/
H A Dqcom,scm.yaml31 - qcom,scm-ipq6018
/linux/Documentation/devicetree/bindings/cpufreq/
H A Dqcom-cpufreq-nvmem.yaml31 - qcom,ipq6018
/linux/drivers/soc/qcom/
H A Dsmd-rpm.c226 { .compatible = "qcom,rpm-ipq6018" },
H A Dsocinfo.c439 { qcom_board_id(IPQ6018) },
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,rpm-proc.yaml70 - qcom,ipq6018-rpm-proc
/linux/Documentation/devicetree/bindings/thermal/
H A Dqcom-tsens.yaml96 - qcom,ipq6018-tsens

12