Home
last modified time | relevance | path

Searched +full:0 +full:x02d0 (Results 1 – 25 of 99) sorted by relevance

1234

/linux/Documentation/devicetree/bindings/mtd/
H A Dti,gpmc-onenand.yaml19 pattern: "^onenand@[0-9],[0,9]$"
38 "@[0-9a-f]+$":
56 reg = <0x6e000000 0x02d0>;
65 ranges = <0 0 0x01000000 0x01000000>, /* 16 MB for OneNAND */
66 <1 0 0x02000000 0x01000000>; /* 16 MB for smc91c96 */
68 onenand@0,0 {
70 reg = <0 0 0x20000>; /* CS0, offset 0, IO size 128K */
74 partition@0 {
76 reg = <0x00000000 0x00100000>;
81 reg = <0x00100000 0x002c0000>;
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7d-pinfunc.h14 #define MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 0x0000 0x0030 0x0000 0x0 0x0
15 #define MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT 0x0000 0x0030 0x0000 0x1 0x0
16 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY 0x0000 0x0030 0x0000 0x2 0x0
17 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B 0x0000 0x0030 0x0000 0x3 0x0
18 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB 0x0000 0x0030 0x0000 0x4 0x0
19 #define MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 0x0004 0x0034 0x0000 0x0 0x0
20 #define MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x0004 0x0034 0x0000 0x1 0x0
21 #define MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3 0x0004 0x0034 0x0000 0x2 0x0
22 #define MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK 0x0004 0x0034 0x0000 0x3 0x0
23 #define MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT 0x0004 0x0034 0x0000 0x4 0x0
[all …]
H A Dimx6ul-pinfunc.h13 #define MX6UL_PAD_BOOT_MODE0__GPIO5_IO10 0x0014 0x02a0 0x0000 5 0
14 #define MX6UL_PAD_BOOT_MODE1__GPIO5_IO11 0x0018 0x02a4 0x0000 5 0
16 #define MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x001c 0x02a8 0x0000 5 0
17 #define MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x0020 0x02ac 0x0000 5 0
18 #define MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x0024 0x02b0 0x0000 5 0
19 #define MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x0028 0x02b4 0x0000 5 0
20 #define MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x002c 0x02b8 0x0000 5 0
21 #define MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x0030 0x02bc 0x0000 5 0
22 #define MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x0034 0x02c0 0x0000 5 0
23 #define MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x0038 0x02c4 0x0000 5 0
[all …]
H A Dimx7ulp-pinfunc.h15 #define IMX7ULP_PAD_PTC0__PTC0 0x0000 0x0000 0x1 0x0
16 #define IMX7ULP_PAD_PTC0__TRACE_D15 0x0000 0x0000 0xa 0x0
17 #define IMX7ULP_PAD_PTC0__LPUART4_CTS_B 0x0000 0x0244 0x4 0x1
18 #define IMX7ULP_PAD_PTC0__LPI2C4_SCL 0x0000 0x0278 0x5 0x1
19 #define IMX7ULP_PAD_PTC0__TPM4_CLKIN 0x0000 0x0298 0x6 0x1
20 #define IMX7ULP_PAD_PTC0__FB_AD0 0x0000 0x0000 0x9 0x0
21 #define IMX7ULP_PAD_PTC1__PTC1 0x0004 0x0000 0x1 0x0
22 #define IMX7ULP_PAD_PTC1__TRACE_D14 0x0004 0x0000 0xa 0x0
23 #define IMX7ULP_PAD_PTC1__LPUART4_RTS_B 0x0004 0x0000 0x4 0x0
24 #define IMX7ULP_PAD_PTC1__LPI2C4_SDA 0x0004 0x027c 0x5 0x1
[all …]
/linux/include/linux/mmc/
H A Dsdio_ids.h13 #define SDIO_CLASS_NONE 0x00 /* Not a SDIO standard interface */
14 #define SDIO_CLASS_UART 0x01 /* standard UART interface */
15 #define SDIO_CLASS_BT_A 0x02 /* Type-A BlueTooth std interface */
16 #define SDIO_CLASS_BT_B 0x03 /* Type-B BlueTooth std interface */
17 #define SDIO_CLASS_GPS 0x04 /* GPS standard interface */
18 #define SDIO_CLASS_CAMERA 0x05 /* Camera standard interface */
19 #define SDIO_CLASS_PHS 0x06 /* PHS standard interface */
20 #define SDIO_CLASS_WLAN 0x07 /* WLAN interface */
21 #define SDIO_CLASS_ATA 0x08 /* Embedded SDIO-ATA std interface */
22 #define SDIO_CLASS_BT_AMP 0x09 /* Type-A Bluetooth AMP interface */
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dimx95-pinfunc.h13 #define IMX95_PAD_DAP_TDI__JTAG_MUX_TDI 0x0000 0x0204 0x0610 0x00 0x00
14 #define IMX95_PAD_DAP_TDI__NETCMIX_TOP_MQS2_LEFT 0x0000 0x0204 0x0000 0x01 0x00
15 #define IMX95_PAD_DAP_TDI__NETCMIX_TOP_NETC_TMR_1588_ALARM1 0x0000 0x0204 0x0000 0x02 0x00
16 #define IMX95_PAD_DAP_TDI__CAN2_TX 0x0000 0x0204 0x0000 0x03 0x00
17 #define IMX95_PAD_DAP_TDI__FLEXIO2_FLEXIO_BIT30 0x0000 0x0204 0x0000 0x04 0x00
18 #define IMX95_PAD_DAP_TDI__GPIO3_IO_BIT28 0x0000 0x0204 0x0000 0x05 0x00
19 #define IMX95_PAD_DAP_TDI__LPUART5_RX 0x0000 0x0204 0x0570 0x06 0x00
21 #define IMX95_PAD_DAP_TMS_SWDIO__JTAG_MUX_TMS 0x0004 0x0208 0x0614 0x00 0x00
22 #define IMX95_PAD_DAP_TMS_SWDIO__CAN4_TX 0x0004 0x0208 0x0000 0x02 0x00
23 #define IMX95_PAD_DAP_TMS_SWDIO__FLEXIO2_FLEXIO_BIT31 0x0004 0x0208 0x0000 0x04 0x00
[all …]
H A Dimx93-pinfunc.h13 #define MX93_PAD_DAP_TDI__JTAG_MUX_TDI 0x0000 0x01B0 0x03D8 0x0 0x0
14 #define MX93_PAD_DAP_TDI__MQS2_LEFT 0x0000 0x01B0 0x0000 0x1 0x0
15 #define MX93_PAD_DAP_TDI__CAN2_TX 0x0000 0x01B0 0x0000 0x3 0x0
16 #define MX93_PAD_DAP_TDI__FLEXIO2_FLEXIO30 0x0000 0x01B0 0x0000 0x4 0x0
17 #define MX93_PAD_DAP_TDI__GPIO3_IO28 0x0000 0x01B0 0x0000 0x5 0x0
18 #define MX93_PAD_DAP_TDI__LPUART5_RX 0x0000 0x01B0 0x0430 0x6 0x0
19 #define MX93_PAD_DAP_TMS_SWDIO__JTAG_MUX_TMS 0x0004 0x01B4 0x03DC 0x0 0x0
20 #define MX93_PAD_DAP_TMS_SWDIO__FLEXIO2_FLEXIO31 0x0004 0x01B4 0x0000 0x4 0x0
21 #define MX93_PAD_DAP_TMS_SWDIO__GPIO3_IO29 0x0004 0x01B4 0x0000 0x5 0x0
22 #define MX93_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B 0x0004 0x01B4 0x0000 0x6 0x0
[all …]
/linux/drivers/net/can/spi/mcp251xfd/
H A Dmcp251xfd-crc16.c24 0x0000, 0x8005, 0x800f, 0x000a, 0x801b, 0x001e, 0x0014, 0x8011,
25 0x8033, 0x0036, 0x003c, 0x8039, 0x0028, 0x802d, 0x8027, 0x0022,
26 0x8063, 0x0066, 0x006c, 0x8069, 0x0078, 0x807d, 0x8077, 0x0072,
27 0x0050, 0x8055, 0x805f, 0x005a, 0x804b, 0x004e, 0x0044, 0x8041,
28 0x80c3, 0x00c6, 0x00cc, 0x80c9, 0x00d8, 0x80dd, 0x80d7, 0x00d2,
29 0x00f0, 0x80f5, 0x80ff, 0x00fa, 0x80eb, 0x00ee, 0x00e4, 0x80e1,
30 0x00a0, 0x80a5, 0x80af, 0x00aa, 0x80bb, 0x00be, 0x00b4, 0x80b1,
31 0x8093, 0x0096, 0x009c, 0x8099, 0x0088, 0x808d, 0x8087, 0x0082,
32 0x8183, 0x0186, 0x018c, 0x8189, 0x0198, 0x819d, 0x8197, 0x0192,
33 0x01b0, 0x81b5, 0x81bf, 0x01ba, 0x81ab, 0x01ae, 0x01a4, 0x81a1,
[all …]
/linux/drivers/media/i2c/
H A Dsaa7115.c49 MODULE_PARM_DESC(debug, "Debug level (0-1)");
120 return reg < 0x20 && reg != 0x01 && reg != 0x0f && in saa711x_has_reg()
121 (reg < 0x13 || reg > 0x19) && reg != 0x1d && reg != 0x1e; in saa711x_has_reg()
123 return reg < 0x20 && reg != 0x01 && reg != 0x0f && in saa711x_has_reg()
124 reg != 0x14 && reg != 0x18 && reg != 0x19 && in saa711x_has_reg()
125 reg != 0x1d && reg != 0x1e; in saa711x_has_reg()
128 if (unlikely((reg >= 0x3b && reg <= 0x3f) || reg == 0x5c || reg == 0x5f || in saa711x_has_reg()
129 reg == 0xa3 || reg == 0xa7 || reg == 0xab || reg == 0xaf || (reg >= 0xb5 && reg <= 0xb7) || in saa711x_has_reg()
130 reg == 0xd3 || reg == 0xd7 || reg == 0xdb || reg == 0xdf || (reg >= 0xe5 && reg <= 0xe7) || in saa711x_has_reg()
131 reg == 0x82 || (reg >= 0x89 && reg <= 0x8e))) in saa711x_has_reg()
[all …]
H A Dalvium-csi2.h29 #define REG_BCRM_MINOR_VERSION_R CCI_REG16(0x0000)
30 #define REG_BCRM_MAJOR_VERSION_R CCI_REG16(0x0002)
31 #define REG_BCRM_REG_ADDR_R CCI_REG16(0x0014)
33 #define REG_BCRM_FEATURE_INQUIRY_R REG_BCRM_V4L2_64BIT(0x0008)
34 #define REG_BCRM_DEVICE_FW REG_BCRM_V4L2_64BIT(0x0010)
35 #define REG_BCRM_WRITE_HANDSHAKE_RW REG_BCRM_V4L2_8BIT(0x0018)
38 #define REG_BCRM_SUPPORTED_CSI2_LANE_COUNTS_R REG_BCRM_V4L2_8BIT(0x0040)
39 #define REG_BCRM_CSI2_LANE_COUNT_RW REG_BCRM_V4L2_8BIT(0x0044)
40 #define REG_BCRM_CSI2_CLOCK_MIN_R REG_BCRM_V4L2_32BIT(0x0048)
41 #define REG_BCRM_CSI2_CLOCK_MAX_R REG_BCRM_V4L2_32BIT(0x004c)
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_1_0_d.h26 #define ixCLIENT0_BM 0x0220
27 #define ixCLIENT0_CD0 0x0210
28 #define ixCLIENT0_CD1 0x0214
29 #define ixCLIENT0_CD2 0x0218
30 #define ixCLIENT0_CD3 0x021C
31 #define ixCLIENT0_CK0 0x0200
32 #define ixCLIENT0_CK1 0x0204
33 #define ixCLIENT0_CK2 0x0208
34 #define ixCLIENT0_CK3 0x020C
35 #define ixCLIENT0_K0 0x01F0
[all …]
/linux/arch/s390/include/asm/
H A Dlowcore.h22 #define LOWCORE_ALT_ADDRESS _AC(0x70000, UL)
31 __u8 pad_0x0000[0x0014-0x0000]; /* 0x0000 */
32 __u32 ipl_parmblock_ptr; /* 0x0014 */
33 __u8 pad_0x0018[0x0080-0x0018]; /* 0x0018 */
34 __u32 ext_params; /* 0x0080 */
37 __u16 ext_cpu_addr; /* 0x0084 */
38 __u16 ext_int_code; /* 0x0086 */
42 __u32 svc_int_code; /* 0x0088 */
45 __u16 pgm_ilc; /* 0x008c */
46 __u16 pgm_code; /* 0x008e */
[all …]
/linux/include/video/
H A Daty128.h13 #define CLOCK_CNTL_INDEX 0x0008
14 #define CLOCK_CNTL_DATA 0x000c
15 #define BIOS_0_SCRATCH 0x0010
16 #define BUS_CNTL 0x0030
17 #define BUS_CNTL1 0x0034
18 #define GEN_INT_CNTL 0x0040
19 #define CRTC_GEN_CNTL 0x0050
20 #define CRTC_EXT_CNTL 0x0054
21 #define DAC_CNTL 0x0058
22 #define I2C_CNTL_1 0x0094
[all …]
H A Dsstfb.h27 # define SST_DEBUG_REG 0
28 # define SST_DEBUG_FUNC 0
29 # define SST_DEBUG_VAR 0
32 #if (SST_DEBUG_REG > 0)
43 #if (SST_DEBUG_FUNC > 0)
59 #if (SST_DEBUG_VAR > 0)
81 #define PCI_INIT_ENABLE 0x40
82 # define PCI_EN_INIT_WR BIT(0)
85 #define PCI_VCLK_ENABLE 0xc0 /* enable video */
86 #define PCI_VCLK_DISABLE 0xe0
[all …]
/linux/drivers/net/phy/mscc/
H A Dmscc_ptp.h13 #define BIU_ADDR_EXE 0x8000
14 #define BIU_ADDR_READ 0x4000
15 #define BIU_ADDR_WRITE 0x0000
23 #define MSCC_PHY_1588_INGR_VSC85XX_INT_STATUS 0x002d
24 #define MSCC_PHY_1588_VSC85XX_INT_STATUS 0x004d
25 #define VSC85XX_1588_INT_FIFO_ADD 0x0004
26 #define VSC85XX_1588_INT_FIFO_OVERFLOW 0x0001
28 #define MSCC_PHY_1588_INGR_VSC85XX_INT_MASK 0x002e
29 #define MSCC_PHY_1588_VSC85XX_INT_MASK 0x004e
34 #define MSCC_PHY_ANA_ETH1_NTX_PROT 0x0000
[all …]
/linux/drivers/memory/
H A Demif.h20 #define DDR_VOLTAGE_STABLE 0
24 #define EMIF_NORMAL_TIMINGS 0
55 #define ZQ_DUALCALEN_DISABLE 0
63 #define DPD_DISABLE 0
76 #define EMIF_DDR_PHY_CTRL_1_BASE_VAL_ATTILAPHY 0x049FF000
77 #define EMIF_DLL_SLAVE_DLY_CTRL_400_MHZ_ATTILAPHY 0x41
78 #define EMIF_DLL_SLAVE_DLY_CTRL_200_MHZ_ATTILAPHY 0x80
79 #define EMIF_DLL_SLAVE_DLY_CTRL_100_MHZ_AND_LESS_ATTILAPHY 0xFF
82 #define EMIF_DDR_PHY_CTRL_1_BASE_VAL_INTELLIPHY 0x0E084200
92 #define EMIF_EXT_PHY_CTRL_1_VAL 0x04020080
[all …]
/linux/include/linux/mfd/mt6328/
H A Dregisters.h10 #define MT6328_STRUP_CON0 0x0000
11 #define MT6328_STRUP_CON2 0x0002
12 #define MT6328_STRUP_CON3 0x0004
13 #define MT6328_STRUP_CON4 0x0006
14 #define MT6328_STRUP_CON5 0x0008
15 #define MT6328_STRUP_CON6 0x000a
16 #define MT6328_STRUP_CON7 0x000c
17 #define MT6328_STRUP_CON8 0x000e
18 #define MT6328_STRUP_CON9 0x0010
19 #define MT6328_STRUP_CON10 0x0012
[all …]
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am654-base-board.dts38 reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
39 <0x00000008 0x80000000 0x00000000 0x80000000>;
48 reg = <0 0x9e800000 0 0x01800000>; /* for OP-TEE */
49 alignment = <0x1000>;
55 reg = <0 0xa0000000 0 0x100000>;
61 reg = <0 0xa0100000 0 0xf00000>;
67 reg = <0 0xa1000000 0 0x100000>;
73 reg = <0 0xa1100000 0 0xf00000>;
78 reg = <0x00 0xa2000000 0x00 0x00100000>;
79 alignment = <0x1000>;
[all …]
H A Dk3-am65-iot2050-common.dtsi45 reg = <0 0x9e800000 0 0x01800000>; /* for OP-TEE */
46 alignment = <0x1000>;
52 reg = <0 0xa0000000 0 0x100000>;
58 reg = <0 0xa0100000 0 0xf00000>;
64 reg = <0 0xa1000000 0 0x100000>;
70 reg = <0 0xa1100000 0 0xf00000>;
75 reg = <0x00 0xa2000000 0x00 0x00200000>;
76 alignment = <0x1000>;
82 reg = <0x00 0xa2200000 0x00 0x1000>;
90 pinctrl-0 = <&leds_pins_default>;
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_5_offset.h26 // base address: 0x1e000
27 …MMSCH_VF_VMID 0x000b
28 …ne mmMMSCH_VF_VMID_BASE_IDX 0
29 …MMSCH_VF_CTX_ADDR_LO 0x000c
30 …ne mmMMSCH_VF_CTX_ADDR_LO_BASE_IDX 0
31 …MMSCH_VF_CTX_ADDR_HI 0x000d
32 …ne mmMMSCH_VF_CTX_ADDR_HI_BASE_IDX 0
33 …MMSCH_VF_CTX_SIZE 0x000e
34 …ne mmMMSCH_VF_CTX_SIZE_BASE_IDX 0
35 …MMSCH_VF_MAILBOX_HOST 0x0012
[all …]
/linux/drivers/gpu/drm/mediatek/
H A Dmtk_disp_ovl.c23 #define DISP_REG_OVL_INTEN 0x0004
25 #define DISP_REG_OVL_INTSTA 0x0008
26 #define DISP_REG_OVL_EN 0x000c
27 #define DISP_REG_OVL_RST 0x0014
28 #define DISP_REG_OVL_ROI_SIZE 0x0020
29 #define DISP_REG_OVL_DATAPATH_CON 0x0024
30 #define OVL_LAYER_SMI_ID_EN BIT(0)
33 #define DISP_REG_OVL_ROI_BGCLR 0x0028
34 #define DISP_REG_OVL_SRC_CON 0x002c
35 #define DISP_REG_OVL_CON(n) (0x0030 + 0x20 * (n))
[all …]
/linux/drivers/media/platform/ti/vpe/
H A Dsc_coeff.h17 HS_UP_SCALE = 0,
31 0x001F, 0x1F90, 0x00D2, 0x06FE, 0x00D2, 0x1F90, 0x001F,
32 0x001C, 0x1F9E, 0x009F, 0x06FB, 0x0108, 0x1F82, 0x0022,
33 0x0019, 0x1FAC, 0x006F, 0x06F3, 0x0140, 0x1F74, 0x0025,
34 0x0016, 0x1FB9, 0x0041, 0x06E7, 0x017B, 0x1F66, 0x0028,
35 0x0013, 0x1FC6, 0x0017, 0x06D6, 0x01B7, 0x1F58, 0x002B,
36 0x0010, 0x1FD3, 0x1FEF, 0x06C0, 0x01F6, 0x1F4B, 0x002D,
37 0x000E, 0x1FDF, 0x1FCB, 0x06A5, 0x0235, 0x1F3F, 0x002F,
38 0x000B, 0x1FEA, 0x1FAA, 0x0686, 0x0277, 0x1F33, 0x0031,
39 0x0009, 0x1FF5, 0x1F8C, 0x0663, 0x02B8, 0x1F28, 0x0033,
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_2_offset.h29 // base address: 0x4980
30 …SDMA_UCODE_ADDR 0x0000
31 …e regSDMA_UCODE_ADDR_BASE_IDX 0
32 …SDMA_UCODE_DATA 0x0001
33 …e regSDMA_UCODE_DATA_BASE_IDX 0
34 …SDMA_F32_CNTL 0x0002
35 …e regSDMA_F32_CNTL_BASE_IDX 0
36 …SDMA_MMHUB_CNTL 0x0005
37 …e regSDMA_MMHUB_CNTL_BASE_IDX 0
38 …SDMA_MMHUB_TRUSTLVL 0x0006
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_2_2_offset.h27 // base address: 0x4980
28 …SDMA0_UCODE_ADDR 0x0000
29 …ne mmSDMA0_UCODE_ADDR_BASE_IDX 0
30 …SDMA0_UCODE_DATA 0x0001
31 …ne mmSDMA0_UCODE_DATA_BASE_IDX 0
32 …SDMA0_VM_CNTL 0x0004
33 …ne mmSDMA0_VM_CNTL_BASE_IDX 0
34 …SDMA0_VM_CTX_LO 0x0005
35 …ne mmSDMA0_VM_CTX_LO_BASE_IDX 0
36 …SDMA0_VM_CTX_HI 0x0006
[all …]
H A Dsdma0_4_2_offset.h27 // base address: 0x4980
28 …SDMA0_UCODE_ADDR 0x0000
29 …ne mmSDMA0_UCODE_ADDR_BASE_IDX 0
30 …SDMA0_UCODE_DATA 0x0001
31 …ne mmSDMA0_UCODE_DATA_BASE_IDX 0
32 …SDMA0_VM_CNTL 0x0004
33 …ne mmSDMA0_VM_CNTL_BASE_IDX 0
34 …SDMA0_VM_CTX_LO 0x0005
35 …ne mmSDMA0_VM_CTX_LO_BASE_IDX 0
36 …SDMA0_VM_CTX_HI 0x0006
[all …]

1234