/freebsd/sys/dev/rtwn/rtl8812a/ |
H A D | r12a_reg.h | 36 #define R12A_SDIO_CTRL 0x070 37 #define R12A_RF_B_CTRL 0x076 39 #define R12A_RXDMA_PRO 0x290 40 #define R12A_EARLY_MODE_CONTROL 0x2bc 42 #define R12A_TXPKT_EMPTY 0x41a 43 #define R12A_ARFR_5G(i) (0x444 + (i) * 8) 44 #define R12A_CCK_CHECK 0x454 45 #define R12A_AMPDU_MAX_TIME 0x456 47 #define R12A_DATA_SEC 0x483 48 #define R12A_DATA_SEC_TXSC_20M_M 0x0000000f [all …]
|
/freebsd/contrib/wpa/src/crypto/ |
H A D | aes_i.h | 35 #define TE0(i) Te0[((i) >> 24) & 0xff] 36 #define TE1(i) Te1[((i) >> 16) & 0xff] 37 #define TE2(i) Te2[((i) >> 8) & 0xff] 38 #define TE3(i) Te3[(i) & 0xff] 39 #define TE41(i) (Te4[((i) >> 24) & 0xff] & 0xff000000) 40 #define TE42(i) (Te4[((i) >> 16) & 0xff] & 0x00ff0000) 41 #define TE43(i) (Te4[((i) >> 8) & 0xff] & 0x0000ff00) 42 #define TE44(i) (Te4[(i) & 0xff] & 0x000000ff) 43 #define TE421(i) (Te4[((i) >> 16) & 0xff] & 0xff000000) 44 #define TE432(i) (Te4[((i) >> 8) & 0xff] & 0x00ff0000) [all …]
|
/freebsd/sys/dev/qlnx/qlnxe/ |
H A D | nvm_cfg.h | 43 #define NVM_CFG_version 0x83306 54 #define NVM_CFG_MAC_ADDRESS_HI_MASK 0x0000FFFF 55 #define NVM_CFG_MAC_ADDRESS_HI_OFFSET 0 64 u32 generic_cont0; /* 0x0 */ 65 #define NVM_CFG1_GLOB_BOARD_SWAP_MASK 0x0000000F 66 #define NVM_CFG1_GLOB_BOARD_SWAP_OFFSET 0 67 #define NVM_CFG1_GLOB_BOARD_SWAP_NONE 0x0 68 #define NVM_CFG1_GLOB_BOARD_SWAP_PATH 0x1 69 #define NVM_CFG1_GLOB_BOARD_SWAP_PORT 0x2 70 #define NVM_CFG1_GLOB_BOARD_SWAP_BOTH 0x3 [all …]
|
H A D | mcp_public.h | 51 #define OFFSIZE_OFFSET_OFFSET 0 52 #define OFFSIZE_OFFSET_MASK 0x0000ffff 55 #define OFFSIZE_SIZE_MASK 0xffff0000 70 u32 speed; /* 0 = autoneg, 1000/10000/20000/25000/40000/50000/100000 */ 71 #define ETH_SPEED_AUTONEG 0 72 #define ETH_SPEED_SMARTLINQ 0x8 /* deprecated - use link_modes field instead */ 75 #define ETH_PAUSE_NONE 0x0 76 #define ETH_PAUSE_AUTONEG 0x1 77 #define ETH_PAUSE_RX 0x2 78 #define ETH_PAUSE_TX 0x4 [all …]
|
/freebsd/sys/dev/ath/ath_hal/ar5416/ |
H A D | ar5416phy.h | 24 #define AR_BT_COEX_MODE 0x8170 25 #define AR_BT_TIME_EXTEND 0x000000ff 26 #define AR_BT_TIME_EXTEND_S 0 27 #define AR_BT_TXSTATE_EXTEND 0x00000100 29 #define AR_BT_TX_FRAME_EXTEND 0x00000200 31 #define AR_BT_MODE 0x00000c00 33 #define AR_BT_QUIET 0x00001000 35 #define AR_BT_QCU_THRESH 0x0001e000 37 #define AR_BT_RX_CLEAR_POLARITY 0x00020000 39 #define AR_BT_PRIORITY_TIME 0x00fc0000 [all …]
|
H A D | ar5416desc.h | 29 #define _get_index(_ah) ( IS_5416V1(_ah) ? -4 : 0 ) 68 uint32_t ds_ctl0; /* DMA control 0 */ 104 #define AR_FrameLen 0x00000fff 105 #define AR_VirtMoreFrag 0x00001000 106 #define AR_TxCtlRsvd00 0x0000e000 107 #define AR_XmitPower 0x003f0000 109 #define AR_RTSEnable 0x00400000 110 #define AR_VEOL 0x00800000 111 #define AR_ClrDestMask 0x01000000 112 #define AR_TxCtlRsvd01 0x1e000000 [all …]
|
/freebsd/sys/contrib/dev/rtw89/ |
H A D | rtw8852a_rfk_table.c | 8 RTW89_DECL_RFK_WM(0x12a8, 0x00000001, 0x00000001), 9 RTW89_DECL_RFK_WM(0x12a8, 0x0000000e, 0x00000002), 10 RTW89_DECL_RFK_WM(0x32a8, 0x00000001, 0x00000001), 11 RTW89_DECL_RFK_WM(0x32a8, 0x0000000e, 0x00000002), 12 RTW89_DECL_RFK_WM(0x12bc, 0x000000f0, 0x00000005), 13 RTW89_DECL_RFK_WM(0x12bc, 0x00000f00, 0x00000005), 14 RTW89_DECL_RFK_WM(0x12bc, 0x000f0000, 0x00000005), 15 RTW89_DECL_RFK_WM(0x12bc, 0x0000f000, 0x00000005), 16 RTW89_DECL_RFK_WM(0x120c, 0x000000ff, 0x00000033), 17 RTW89_DECL_RFK_WM(0x12c0, 0x0ff00000, 0x00000033), [all …]
|
H A D | rtw8852b_rfk_table.c | 8 RTW89_DECL_RFK_WM(0xC0D4, 0xffffffff, 0x4486888c), 9 RTW89_DECL_RFK_WM(0xC0D8, 0xffffffff, 0xc6ba10e0), 10 RTW89_DECL_RFK_WM(0xc0dc, 0xffffffff, 0x30c52868), 11 RTW89_DECL_RFK_WM(0xc0e0, 0xffffffff, 0x05008128), 12 RTW89_DECL_RFK_WM(0xc0e4, 0xffffffff, 0x0000272b), 13 RTW89_DECL_RFK_WM(0xC1D4, 0xffffffff, 0x4486888c), 14 RTW89_DECL_RFK_WM(0xC1D8, 0xffffffff, 0xc6ba10e0), 15 RTW89_DECL_RFK_WM(0xc1dc, 0xffffffff, 0x30c52868), 16 RTW89_DECL_RFK_WM(0xc1e0, 0xffffffff, 0x05008128), 17 RTW89_DECL_RFK_WM(0xc1e4, 0xffffffff, 0x0000272b), [all …]
|
/freebsd/sys/netinet/ |
H A D | sctp_crc32.c | 65 byte0 = crc32c & 0x000000ff; in sctp_finalize_crc32c() 66 byte1 = (crc32c >> 8) & 0x000000ff; in sctp_finalize_crc32c() 67 byte2 = (crc32c >> 16) & 0x000000ff; in sctp_finalize_crc32c() 68 byte3 = (crc32c >> 24) & 0x000000ff; in sctp_finalize_crc32c() 81 return (0); in sctp_calculate_cksum_cb() 100 base = 0xffffffff; in sctp_calculate_cksum()
|
H A D | in_cksum.c | 65 sum = q_util.s[0] + q_util.s[1] + q_util.s[2] + q_util.s[3]; \ 70 l_util.l = q_util.s[0] + q_util.s[1] + q_util.s[2] + q_util.s[3]; \ 71 sum = l_util.s[0] + l_util.s[1]; \ 77 /*0 bytes*/ /*1 byte*/ /*2 bytes*/ /*3 bytes*/ 78 0x00000000, 0x000000FF, 0x0000FFFF, 0x00FFFFFF, /* offset 0 */ 79 0x00000000, 0x0000FF00, 0x00FFFF00, 0xFFFFFF00, /* offset 1 */ 80 0x00000000, 0x00FF0000, 0xFFFF0000, 0xFFFF0000, /* offset 2 */ 81 0x00000000, 0xFF000000, 0xFF000000, 0xFF000000, /* offset 3 */ 83 /*0 bytes*/ /*1 byte*/ /*2 bytes*/ /*3 bytes*/ 84 0x00000000, 0xFF000000, 0xFFFF0000, 0xFFFFFF00, /* offset 0 */ [all …]
|
/freebsd/sys/dev/rtwn/rtl8192c/ |
H A D | r92c_reg.h | 28 #define R92C_SYS_ISO_CTRL 0x000 29 #define R92C_SYS_FUNC_EN 0x002 30 #define R92C_APS_FSMCO 0x004 31 #define R92C_SYS_CLKR 0x008 32 #define R92C_AFE_MISC 0x010 33 #define R92C_SPS0_CTRL 0x011 34 #define R92C_SPS_OCP_CFG 0x018 35 #define R92C_RSV_CTRL 0x01c 36 #define R92C_RF_CTRL 0x01f 37 #define R92C_LDOA15_CTRL 0x020 [all …]
|
/freebsd/sys/x86/include/ |
H A D | apicreg.h | 40 * is 0xfee00000. 55 * 0A0 Processor Priority Register R 56 * 0B0 EOI Register W 57 * 0C0 RRR Remote read R 58 * 0D0 Logical Destination R/W 59 * 0E0 Destination Format Register 0..27 R; 28..31 R/W 60 * 0F0 SVR Spurious Interrupt Vector Reg. 0..3 R; 4..9 R/W 93 * 300 ICR_LOW Interrupt Command Reg. (0-31) R/W 195 LAPIC_ID = 0x2, 196 LAPIC_VERSION = 0x3, [all …]
|
/freebsd/sys/dev/sound/pci/ |
H A D | emuxkireg.h | 50 #define EMU_PTR 0x00 51 #define EMU_PTR_CHNO_MASK 0x0000003f 52 #define EMU_PTR_ADDR_MASK 0x07ff0000 53 #define EMU_A_PTR_ADDR_MASK 0x0fff0000 55 #define EMU_DATA 0x04 57 #define EMU_IPR 0x08 58 #define EMU_IPR_RATETRCHANGE 0x01000000 59 #define EMU_IPR_FXDSP 0x00800000 60 #define EMU_IPR_FORCEINT 0x00400000 61 #define EMU_PCIERROR 0x00200000 [all …]
|
/freebsd/sys/contrib/alpine-hal/ |
H A D | al_hal_udma_regs_s2m.h | 59 /* [0x0] Data write master configuration */ 61 /* [0x4] Data write master configuration */ 63 /* [0x8] Descriptor read master configuration */ 65 /* [0xc] Descriptor read master configuration */ 67 /* [0x10] Completion write master configuration */ 69 /* [0x14] Completion write master configuration */ 71 /* [0x18] Data write master configuration */ 73 /* [0x1c] Descriptors read master configuration */ 75 /* [0x20] Completion descriptors write master configuration */ 77 /* [0x24] AXI outstanding read configuration */ [all …]
|
H A D | al_hal_udma_regs_m2s.h | 59 /* [0x0] Completion write master configuration */ 61 /* [0x4] Completion write master configuration */ 63 /* [0x8] Data read master configuration */ 65 /* [0xc] Data read master configuration */ 67 /* [0x10] Descriptor read master configuration */ 69 /* [0x14] Descriptor read master configuration */ 71 /* [0x18] Data read master configuration */ 73 /* [0x1c] Descriptors read master configuration */ 75 /* [0x20] Descriptors write master configuration (completion) */ 77 /* [0x24] AXI outstanding configuration */ [all …]
|
/freebsd/sys/dev/ispfw/ |
H A D | asm_2600.h | 38 0x0501f06c, 0x0011b000, 0x00100000, 0x00011c0f, 39 0x00000008, 0x00000008, 0x000000e7, 0x0078d0d5, 40 0x00000020, 0x00000006, 0x20434f50, 0x59524947, 41 0x48542032, 0x30313920, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x38337878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020382e, 0x30382e32, 45 0x33312020, 0x24000000, 0x00000026, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00011c0f, 0xffffffff, 0x0011b004, [all …]
|
H A D | asm_2700.h | 38 0x0501f06c, 0x00122000, 0x00100000, 0x00014f80, 39 0x00000009, 0x0000000c, 0x00000000, 0x785ad0d5, 40 0x00000040, 0x0000f206, 0x20434f50, 0x59524947, 41 0x48542032, 0x30323220, 0x514c4f47, 0x49432043, 42 0x4f52504f, 0x52415449, 0x4f4e2020, 0x20495350, 43 0x32377878, 0x20466972, 0x6d776172, 0x65202020, 44 0x56657273, 0x696f6e20, 0x2020392e, 0x31322e30, 45 0x30202024, 0x00000000, 0x0000002f, 0x00000000, 46 0x00000000, 0x00000000, 0x00000000, 0x00100000, 47 0x00100000, 0x00014f80, 0xffffffff, 0x00122004, [all …]
|
/freebsd/sys/ofed/drivers/infiniband/core/ |
H A D | cm_msgs.h | 115 0x000000FF)); in cm_req_set_local_qpn() 127 0xFFFFFF00)); in cm_req_set_resp_res() 140 0xFFFFFF00)); in cm_req_set_init_depth() 145 return (u8) ((be32_to_cpu(req_msg->offset40) & 0xF8) >> 3); in cm_req_get_remote_resp_timeout() 153 0xFFFFFF07)); in cm_req_set_remote_resp_timeout() 158 u8 transport_type = (u8) (be32_to_cpu(req_msg->offset40) & 0x06) >> 1; in cm_req_get_qp_type() 160 case 0: return IB_QPT_RC; in cm_req_get_qp_type() 163 switch (req_msg->offset51 & 0x7) { in cm_req_get_qp_type() 165 default: return 0; in cm_req_get_qp_type() 167 default: return 0; in cm_req_get_qp_type() [all …]
|
/freebsd/contrib/mknod/ |
H A D | pack_dev.c | 69 portdev_t dev = 0; in pack_native() 72 dev = makedev(numbers[0], numbers[1]); in pack_native() 73 if ((u_long)major(dev) != numbers[0]) in pack_native() 86 portdev_t dev = 0; in pack_netbsd() 89 dev = makedev_netbsd(numbers[0], numbers[1]); in pack_netbsd() 90 if ((u_long)major_netbsd(dev) != numbers[0]) in pack_netbsd() 100 #define major_freebsd(x) ((int32_t)(((x) & 0x0000ff00) >> 8)) 101 #define minor_freebsd(x) ((int32_t)(((x) & 0xffff00ff) >> 0)) 102 #define makedev_freebsd(x,y) ((portdev_t)((((x) << 8) & 0x0000ff00) | \ 103 (((y) << 0) & 0xffff00ff))) [all …]
|
H A D | pack_dev.h | 45 #define major_netbsd(x) ((int32_t)((((x) & 0x000fff00) >> 8))) 46 #define minor_netbsd(x) ((int32_t)((((x) & 0xfff00000) >> 12) | \ 47 (((x) & 0x000000ff) >> 0))) 48 #define makedev_netbsd(x,y) ((dev_t)((((x) << 8) & 0x000fff00) | \ 49 (((y) << 12) & 0xfff00000) | \ 50 (((y) << 0) & 0x000000ff)))
|
/freebsd/contrib/libarchive/libarchive/ |
H A D | archive_pack_dev.h | 42 #define major_netbsd(x) ((int32_t)((((x) & 0x000fff00) >> 8))) 43 #define minor_netbsd(x) ((int32_t)((((x) & 0xfff00000) >> 12) | \ 44 (((x) & 0x000000ff) >> 0))) 45 #define makedev_netbsd(x,y) ((dev_t)((((x) << 8) & 0x000fff00) | \ 46 (((y) << 12) & 0xfff00000) | \ 47 (((y) << 0) & 0x000000ff)))
|
H A D | archive_pack_dev.c | 83 #define major(x) ((int)(0x00ff & ((x) >> 8))) 84 #define minor(x) ((int)(0xffff00ff & (x))) 85 #define makedev(maj,min) ((0xff00 & ((maj)<<8)) | (0xffff00ff & (min))) 108 dev_t dev = 0; 111 dev = apd_makedev(numbers[0], numbers[1]); 112 if ((unsigned long)major(dev) != numbers[0]) 125 dev_t dev = 0; in pack_native() 128 dev = makedev_netbsd(numbers[0], numbers[1]); 129 if ((unsigned long)major_netbsd(dev) != numbers[0]) [all...] |
/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/ |
H A D | ar9300desc.h | 94 #define AR_desc_len 0x000000ff 95 #define AR_rx_priority 0x00000100 96 #define AR_tx_qcu_num 0x00000f00 98 #define AR_ctrl_stat 0x00004000 100 #define AR_tx_rx_desc 0x00008000 102 #define AR_desc_id 0xffff0000 113 #define AR_buf_len 0x0fff0000 117 #define AR_tx_desc_id 0xffff0000 119 #define AR_tx_ptr_chk_sum 0x0000ffff 122 #define AR_frame_len 0x00000fff [all …]
|
/freebsd/sys/contrib/dev/rtw88/ |
H A D | rtw8723d_table.c | 10 0x020, 0x00000013, 11 0x02F, 0x00000010, 12 0x077, 0x00000007, 13 0x421, 0x0000000F, 14 0x428, 0x0000000A, 15 0x429, 0x00000010, 16 0x430, 0x00000000, 17 0x431, 0x00000000, 18 0x432, 0x00000000, 19 0x433, 0x00000001, [all …]
|
/freebsd/sys/dev/bhnd/cores/pmu/ |
H A D | bhnd_pmureg.h | 29 (((_value) & _flag) != 0) 43 #define BHND_CLK_CTL_ST 0x1e0 /**< clock control and status */ 55 #define BHND_CCS_FORCEALP 0x00000001 /**< force ALP request */ 56 #define BHND_CCS_FORCEHT 0x00000002 /**< force HT request */ 57 #define BHND_CCS_FORCEILP 0x00000004 /**< force ILP request */ 58 #define BHND_CCS_FORCE_MASK 0x0000000F 60 #define BHND_CCS_ALPAREQ 0x00000008 /**< ALP Avail Request */ 61 #define BHND_CCS_HTAREQ 0x00000010 /**< HT Avail Request */ 62 #define BHND_CCS_AREQ_MASK 0x00000018 64 #define BHND_CCS_FORCEHWREQOFF 0x00000020 /**< Force HW Clock Request Off */ [all …]
|