14578 bhyve upstream sync 2022 March14493 Three small memory leaks in bhyveReviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Dan McDonald <danmcd@mnx.io>
14660 expose bhyve kernel interface versionReviewed by: Andy Fiddaman <andy@omnios.org>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Richard Lowe <richlowe@richlowe.net>
14587 bhyve and viona belong in uts/intelReviewed by: Keith Wesolowski <wesolows@oxide.computer>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Dan McDonald <danmcd@joyent.com>
14443 resection manual pages per IPD4Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Robert Mustacchi <rm@fingolfin.org>Reviewed by: Peter Tribble <peter.tribble@gmail.com>Reviewed by: Andy
14443 resection manual pages per IPD4Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Robert Mustacchi <rm@fingolfin.org>Reviewed by: Peter Tribble <peter.tribble@gmail.com>Reviewed by: Andy Fiddaman <andy@omnios.org>Approved by: Dan McDonald <danmcd@joyent.com>
show more ...
14456 bhyve needs fpu import/exportReviewed by: Dan Cross <cross@oxidecomputer.com>Reviewed by: C Fraire <cfraire@me.com>Reviewed by: Robert Mustacchi <rm@fingolfin.org>Approved by: Dan McDonald
14456 bhyve needs fpu import/exportReviewed by: Dan Cross <cross@oxidecomputer.com>Reviewed by: C Fraire <cfraire@me.com>Reviewed by: Robert Mustacchi <rm@fingolfin.org>Approved by: Dan McDonald <danmcd@joyent.com>
13917 ctxops interfaces could be more ergonomicReviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Andy Fiddaman <andy@omnios.org>Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Dan C
13917 ctxops interfaces could be more ergonomicReviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Andy Fiddaman <andy@omnios.org>Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Dan Cross <cross@oxidecomputer.com>Approved by: Robert Mustacchi <rm@fingolfin.org>
13896 bhyve VM interfaces should be better fit13981 bhyve emulation should set dirty bitsReviewed by: Dan Cross <cross@oxidecomputer.com>Reviewed by: Joshua M. Clulow <josh@sysmgr.org>Approved by
13896 bhyve VM interfaces should be better fit13981 bhyve emulation should set dirty bitsReviewed by: Dan Cross <cross@oxidecomputer.com>Reviewed by: Joshua M. Clulow <josh@sysmgr.org>Approved by: Dan McDonald <danmcd@joyent.com>
13941 intel code and headers should not look ia32 specificReviewed by: Hans Rosenfeld <rosenfeld@grumpf.hope-2000.org>Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Patrick Mooney <pmooney@
13941 intel code and headers should not look ia32 specificReviewed by: Hans Rosenfeld <rosenfeld@grumpf.hope-2000.org>Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Garret D'Amore <garrett@damore.org>
13939 it's time the 32bit intel kernel was (x)86'dReviewed by: Hans Rosenfeld <rosenfeld@grumpf.hope-2000.org>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Garret D'Amore <garrett
13939 it's time the 32bit intel kernel was (x)86'dReviewed by: Hans Rosenfeld <rosenfeld@grumpf.hope-2000.org>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Garret D'Amore <garrett@damore.org>
14013 Update Zen 3 cpuid_subr.c infoReviewed by: Andy Fiddaman <andy@omnios.org>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Richard Lowe <richlowe@richlowe.net>
13704 add Ice Lake Xeon to PPIN list13705 add recent Intel models to x86_archext.hReviewed by: Andrew Stormont <andyjstormont@gmail.com>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Gordo
13704 add Ice Lake Xeon to PPIN list13705 add recent Intel models to x86_archext.hReviewed by: Andrew Stormont <andyjstormont@gmail.com>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Gordon Ross <gordon.w.ross@gmail.com>
13383 generalize check for serializing LFENCE13384 tsc_read() should use lfence when prudent13387 bhyve should expose lfence serialize in DE_CFG MSRReviewed by: Robert Mustacchi <rm@fingolfin.org>
13383 generalize check for serializing LFENCE13384 tsc_read() should use lfence when prudent13387 bhyve should expose lfence serialize in DE_CFG MSRReviewed by: Robert Mustacchi <rm@fingolfin.org>Approved by: Dan McDonald <danmcd@joyent.com>
10447 ACPI binaries should be reproducibleReviewed by: Andy Fiddaman <andy@omnios.org>Reviewed by: Paul Winder <paul@winder.uk.net>Approved by: Dan McDonald <danmcd@joyent.com>
13440 ppin disablement path missing state transitionReviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>
13440 ppin disablement path missing state transitionReviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Dan McDonald <danmcd@joyent.com>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Gordon Ross <gordon.w.ross@gmail.com>
13339 Add support for Hygon Dhyana Family 18h processorReviewed by: Robert Mustacchi <rm@fingolfin.org>Approved by: Dan McDonald <danmcd@joyent.com>
13236 Want Zen 3 socket informationReviewed by: C Fraire <cfraire@me.com>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Dan McDonald <danmcd@joyent.com>
13238 vaes, vpclmulqdq should be plumbed through isainfo13239 umip, etc. are incorrectly conditioned in cpuid.cReviewed by: Peter Tribble <peter.tribble@gmail.com>Reviewed by: Toomas Soome <tsoome
13238 vaes, vpclmulqdq should be plumbed through isainfo13239 umip, etc. are incorrectly conditioned in cpuid.cReviewed by: Peter Tribble <peter.tribble@gmail.com>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Dan McDonald <danmcd@joyent.com>
13198 Add AMD Dali, Renoir, and Banded Kestrel socket info13199 AMD Socket info shouldn't require revisionReviewed by: Andy Fiddaman <andy@omniosce.org>Reviewed by: Toomas Soome <tsoome@me.com>Ap
13198 Add AMD Dali, Renoir, and Banded Kestrel socket info13199 AMD Socket info shouldn't require revisionReviewed by: Andy Fiddaman <andy@omniosce.org>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Richard Lowe <richlowe@richlowe.net>
12999 MSR_AMD_DE_CFG is twice definedReviewed by: Robert Mustacchi <rm@fingolfin.org>Approved by: Dan McDonald <danmcd@joyent.com>
12793 kernel FPU supportPortions contributed by: Robert Mustacchi <rm@fingolfin.org>Reviewed by: C Fraire <cfraire@me.com>Reviewed by: Ryan Zezeski <ryan@zinascii.com>Reviewed by: Jason King <jas
12793 kernel FPU supportPortions contributed by: Robert Mustacchi <rm@fingolfin.org>Reviewed by: C Fraire <cfraire@me.com>Reviewed by: Ryan Zezeski <ryan@zinascii.com>Reviewed by: Jason King <jason.king@joyent.com>Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>
12682 want mdb-bhyve modulePortions contributed by: Andy Fiddaman <omnios@citrus-it.co.uk>Portions contributed by: John Levon <john.levon@joyent.com>Portions contributed by: Patrick Mooney <patric
12682 want mdb-bhyve modulePortions contributed by: Andy Fiddaman <omnios@citrus-it.co.uk>Portions contributed by: John Levon <john.levon@joyent.com>Portions contributed by: Patrick Mooney <patrick.mooney@joyent.com>Reviewed by: John Levon <john.levon@joyent.com>Approved by: Dan McDonald <danmcd@joyent.com>
12528 expand hypervisor management APIReviewed by: John Levon <john.levon@joyent.com>Reviewed by: Robert Mustacchi <rm@joyent.com>Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Andy Fiddam
12528 expand hypervisor management APIReviewed by: John Levon <john.levon@joyent.com>Reviewed by: Robert Mustacchi <rm@joyent.com>Reviewed by: Toomas Soome <tsoome@me.com>Reviewed by: Andy Fiddaman <andy@omniosce.org>Approved by: Dan McDonald <danmcd@joyent.com>
12467 Add support for AMD PPIN12468 Remove generic_cpu -Wno-parentheses gagReviewed by: C Fraire <cfraire@me.com>Reviewed by: Yuri Pankov <ypankov@fastmail.com>Reviewed by: Patrick Mooney <pmoone
12467 Add support for AMD PPIN12468 Remove generic_cpu -Wno-parentheses gagReviewed by: C Fraire <cfraire@me.com>Reviewed by: Yuri Pankov <ypankov@fastmail.com>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Dan McDonald <danmcd@joyent.com>
9059 Simplify SMAP relocations with krtldPortions contributed by: John Levon <john.levon@joyent.com>Reviewed by: Patrick Mooney <pmooney@pfmooney.com>Approved by: Dan McDonald <danmcd@joyent.com>
11975 Update AMD CPUID for F17 M10,30,70Reviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Jason Lippert <jason@glasspelican.ca>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Jo
11975 Update AMD CPUID for F17 M10,30,70Reviewed by: Richard Lowe <richlowe@richlowe.net>Reviewed by: Jason Lippert <jason@glasspelican.ca>Reviewed by: Toomas Soome <tsoome@me.com>Approved by: Joshua M. Clulow <josh@sysmgr.org>
12345678910>>...14