/linux/arch/riscv/boot/dts/starfive/ |
H A D | jh7110-starfive-visionfive-2-v1.3b.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 8 #include "jh7110-starfive-visionfive-2.dtsi" 12 compatible = "starfive,visionfive-2-v1.3b", "starfive,jh7110"; 16 starfive,tx-use-rgmii-clk; 17 assigned-clocks = <&aoncrg JH7110_AONCLK_GMAC0_TX>; 18 assigned-clock-parents = <&aoncrg JH7110_AONCLK_GMAC0_RMII_RTX>; 22 starfive,tx-use-rgmii-clk; 23 assigned-clocks = <&syscrg JH7110_SYSCLK_GMAC1_TX>; 24 assigned-clock-parents = <&syscrg JH7110_SYSCLK_GMAC1_RMII_RTX>; [all …]
|
/linux/Documentation/devicetree/bindings/net/ |
H A D | motorcomm,yt8xxx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Frank Sae <frank.sae@motor-comm.com> 13 - $ref: ethernet-phy.yaml# 18 - ethernet-phy-id4f51.e91a 19 - ethernet-phy-id4f51.e91b 21 rx-internal-delay-ps: 23 RGMII RX Clock Delay used only when PHY operates in RGMII mode with 24 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds. [all …]
|
H A D | ibm,emac.txt | 8 correct clock-frequency property. 13 - device_type : "network" 15 - compatible : compatible list, contains 2 entries, first is 16 "ibm,emac-CHIP" where CHIP is the host ASIC (440gx, 18 "ibm,emac4". For Axon, thus, we have: "ibm,emac-axon", 20 - interrupts : <interrupt mapping for EMAC IRQ and WOL IRQ> 21 - reg : <registers mapping> 22 - local-mac-address : 6 bytes, MAC address 23 - mal-device : phandle of the associated McMAL node 24 - mal-tx-channel : 1 cell, index of the tx channel on McMAL associated [all …]
|
/linux/drivers/net/ethernet/aquantia/atlantic/hw_atl2/ |
H A D | hw_atl2_llh_internal.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 9 /* RX pif_rpf_redir_2_en_i Bitfield Definitions 19 /* RX pif_rpf_rss_hash_type_i Bitfield Definitions 27 /* rx rpf_new_rpf_en bitfield definitions 36 /* inverted bitmask for bitfield rpf_new_rpf_en */ 45 /* rx l2_uc_req_tag0{f}[5:0] bitfield definitions 55 /* inverted bitmask for bitfield l2_uc_req_tag0{f}[2:0] */ 73 /* inverted bitmask for bitfield rpf_l2_bc_req_tag */ 82 /* rx rpf_rss_red1_data_[4:0] bitfield definitions 99 /* rx vlan_req_tag0{f}[3:0] bitfield definitions [all …]
|
/linux/Documentation/devicetree/bindings/serial/ |
H A D | fsl-imx-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/fsl-imx-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Fabio Estevam <festevam@gmail.com> 15 - const: fsl,imx1-uart 16 - const: fsl,imx21-uart 17 - items: 18 - enum: 19 - fsl,imx25-uart [all …]
|
/linux/arch/powerpc/boot/dts/ |
H A D | eiger.dts | 11 /dts-v1/; 14 #address-cells = <2>; 15 #size-cells = <1>; 18 dcr-parent = <&{/cpus/cpu@0}>; 30 #address-cells = <1>; 31 #size-cells = <0>; 37 clock-frequency = <0>; /* Filled in by U-Boot */ 38 timebase-frequency = <0>; /* Filled in by U-Boot */ 39 i-cache-line-size = <32>; 40 d-cache-line-size = <32>; [all …]
|
H A D | arches.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 17 /dts-v1/; 20 #address-cells = <2>; 21 #size-cells = <1>; 24 dcr-parent = <&{/cpus/cpu@0}>; 34 #address-cells = <1>; 35 #size-cells = <0>; 41 clock-frequency = <0>; /* Filled in by U-Boot */ 42 timebase-frequency = <0>; /* Filled in by U-Boot */ 43 i-cache-line-size = <32>; [all …]
|
H A D | glacier.dts | 4 * Copyright 2008-2010 DENX Software Engineering, Stefan Roese <sr@denx.de> 11 /dts-v1/; 14 #address-cells = <2>; 15 #size-cells = <1>; 18 dcr-parent = <&{/cpus/cpu@0}>; 30 #address-cells = <1>; 31 #size-cells = <0>; 37 clock-frequency = <0>; /* Filled in by U-Boot */ 38 timebase-frequency = <0>; /* Filled in by U-Boot */ 39 i-cache-line-size = <32>; [all …]
|
H A D | rainier.dts | 15 /dts-v1/; 18 #address-cells = <2>; 19 #size-cells = <1>; 22 dcr-parent = <&{/cpus/cpu@0}>; 34 #address-cells = <1>; 35 #size-cells = <0>; 41 clock-frequency = <0>; /* Filled in by zImage */ 42 timebase-frequency = <0>; /* Filled in by zImage */ 43 i-cache-line-size = <32>; 44 d-cache-line-size = <32>; [all …]
|
H A D | sequoia.dts | 15 /dts-v1/; 18 #address-cells = <2>; 19 #size-cells = <1>; 22 dcr-parent = <&{/cpus/cpu@0}>; 34 #address-cells = <1>; 35 #size-cells = <0>; 41 clock-frequency = <0>; /* Filled in by zImage */ 42 timebase-frequency = <0>; /* Filled in by zImage */ 43 i-cache-line-size = <32>; 44 d-cache-line-size = <32>; [all …]
|
H A D | fsp2.dts | 12 /dts-v1/; 15 #address-cells = <2>; 16 #size-cells = <1>; 19 dcr-parent = <&{/cpus/cpu@0}>; 28 #address-cells = <1>; 29 #size-cells = <0>; 35 clock-frequency = <0>; /* Filled in by cuboot */ 36 timebase-frequency = <0>; /* Filled in by cuboot */ 37 i-cache-line-size = <32>; 38 d-cache-line-size = <32>; [all …]
|
H A D | canyonlands.dts | 4 * Copyright 2008-2009 DENX Software Engineering, Stefan Roese <sr@denx.de> 11 /dts-v1/; 14 #address-cells = <2>; 15 #size-cells = <1>; 18 dcr-parent = <&{/cpus/cpu@0}>; 28 #address-cells = <1>; 29 #size-cells = <0>; 35 clock-frequency = <0>; /* Filled in by U-Boot */ 36 timebase-frequency = <0>; /* Filled in by U-Boot */ 37 i-cache-line-size = <32>; [all …]
|
H A D | ac14xx.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 14 #address-cells = <1>; 15 #size-cells = <1>; 26 timebase-frequency = <40000000>; /* 40 MHz (csb/4) */ 27 bus-frequency = <160000000>; /* 160 MHz csb bus */ 28 clock-frequency = <400000000>; /* 400 MHz ppc core */ 49 compatible = "cfi-flash"; 51 #address-cells = <1>; 52 #size-cells = <1>; 53 bank-width = <2>; [all …]
|
/linux/sound/drivers/ |
H A D | portman2x4.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright (c) by Levent Guendogdu <levon@feature-it.com> 9 * - cleanup and rewrite 11 * - source code cleanup 13 * - fixed compilation problem with alsa 1.0.6a (removed MODULE_CLASSES, 17 * - added 2.6 kernel support 19 …* - added parport_unregister_driver to the startup routine if the driver fails to detect a po… 20 * - added support for all 4 output ports in portman_putmidi 22 * - added checks for opened input device in interrupt handler 24 * - ported from alsa 0.5 to 1.0 [all …]
|
/linux/Documentation/devicetree/bindings/input/touchscreen/ |
H A D | azoteq,iqs7211.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jeff LaBundy <jeff@labundy.com> 13 The Azoteq IQS7210A, IQS7211A and IQS7211E trackpad and touchscreen control- 14 lers employ projected-capacitance sensing and can track two contacts. 21 - azoteq,iqs7210a 22 - azoteq,iqs7211a 23 - azoteq,iqs7211e 28 irq-gpios: [all …]
|
/linux/arch/arm/boot/dts/aspeed/ |
H A D | aspeed-ast2600-evb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 /dts-v1/; 6 #include "aspeed-g6.dtsi" 7 #include <dt-bindings/gpio/aspeed-gpio.h> 11 compatible = "aspeed,ast2600-evb", "aspeed,ast2600"; 26 reserved-memory { 27 #address-cells = <1>; 28 #size-cells = <1>; 34 compatible = "shared-dma-pool"; 41 compatible = "shared-dma-pool"; [all …]
|
/linux/Documentation/devicetree/bindings/input/ |
H A D | azoteq,iqs7222.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jeff LaBundy <jeff@labundy.com> 21 - azoteq,iqs7222a 22 - azoteq,iqs7222b 23 - azoteq,iqs7222c 24 - azoteq,iqs7222d 29 irq-gpios: 32 Specifies the GPIO connected to the device's active-low RDY output. [all …]
|
H A D | syna,rmi4.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Jason A. Donenfeld <Jason@zx2c4.com> 11 - Matthias Schiffer <matthias.schiffer@ew.tq-group.com 12 - Vincent Huang <vincent.huang@tw.synaptics.com> 22 - syna,rmi4-i2c 23 - syna,rmi4-spi 28 '#address-cells': 31 '#size-cells': [all …]
|
/linux/sound/soc/codecs/ |
H A D | wm8753.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * wm8753.c -- WM8753 ALSA Soc Audio driver 5 * Copyright 2003-11 Wolfson Microelectronics PLC. 12 * Dual DAI:- 23 * Fast DAI switching:- 165 static const char *wm8753_dac_phase[] = {"Non Inverted", "Inverted"}; 166 static const char *wm8753_line_mix[] = {"Line 1 + 2", "Line 1 - 2", 168 static const char *wm8753_mono_mux[] = {"Line Mix", "Rx Mix"}; 169 static const char *wm8753_right_mux[] = {"Line 2", "Rx Mix"}; 170 static const char *wm8753_left_mux[] = {"Line 1", "Rx Mix"}; [all …]
|
/linux/drivers/net/wireless/ath/ |
H A D | key.c | 25 #define REG_READ (common->ops->read) 26 #define REG_WRITE(_ah, _reg, _val) (common->ops->write)(_ah, _val, _reg) 28 if (common->ops->enable_write_buffer) \ 29 common->ops->enable_write_buffer((_ah)); 32 if (common->ops->write_flush) \ 33 common->ops->write_flush((_ah)); 45 void *ah = common->ah; in ath_hw_keyreset() 47 if (entry >= common->keymax) { in ath_hw_keyreset() 73 if (common->crypt_caps & ATH_CRYPT_CAP_MIC_COMBINED) { in ath_hw_keyreset() 91 void *ah = common->ah; in ath_hw_keysetmac() [all …]
|
/linux/Documentation/networking/device_drivers/ethernet/google/ |
H A D | gve.rst | 1 .. SPDX-License-Identifier: GPL-2.0+ 12 +--------------+----------+---------+ 16 +--------------+----------+---------+ 18 +--------------+----------+---------+ 19 |Sub-vendor ID | `0x1AE0` | Google | 20 +--------------+----------+---------+ 21 |Sub-device ID | `0x0058` | | 22 +--------------+----------+---------+ 24 +--------------+----------+---------+ 26 +--------------+----------+---------+ [all …]
|
/linux/arch/arm/boot/dts/microchip/ |
H A D | sama7g5.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * sama7g5.dtsi - Device Tree Include file for SAMA7G5 family SoC 12 #include <dt-bindings/iio/adc/at91-sama5d2_adc.h> 13 #include <dt-bindings/interrupt-controller/irq.h> 14 #include <dt-bindings/interrupt-controller/arm-gic.h> 15 #include <dt-bindings/clock/at91.h> 16 #include <dt-bindings/dma/at91.h> 17 #include <dt-bindings/gpio/gpio.h> 18 #include <dt-bindings/mfd/at91-usart.h> 19 #include <dt-bindings/nvmem/microchip,sama7g5-otpc.h> [all …]
|
H A D | at91-nattis-2-natte-2.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * at91-nattis-2-natte-2.dts - Device Tree file for the Linea/Nattis board 9 /dts-v1/; 10 #include "at91-linea.dtsi" 11 #include "at91-natte.dtsi" 14 model = "Axentia Linea-Nattis v2 Natte v2"; 15 compatible = "axentia,nattis-2", "axentia,natte-2", "axentia,linea", 18 gpio-keys { 19 compatible = "gpio-keys"; 21 key-wakeup { [all …]
|
/linux/drivers/tty/serial/ |
H A D | imx.c | 1 // SPDX-License-Identifier: GPL-2.0+ 31 #include <linux/dma-mapping.h> 34 #include <linux/dma/imx-dma.h> 108 #define UCR3_INVT (1<<1) /* Inverted Infrared transmission */ 112 #define UCR4_INVR (1<<9) /* Inverted infrared reception */ 126 #define UFCR_RFDIV_REG(x) (((x) < 7 ? 6 - (x) : 6) << 7) 155 #define UTS_LOOP (1<<12) /* Loop tx and rx */ 162 /* We've been assigned a range on the "Low-density serial ports" major */ 175 #define DRIVER_NAME "IMX-uart" 259 * compatible to fsl,imx6q-uart, but not fsl,imx21-uart, while the [all …]
|
/linux/drivers/crypto/allwinner/sun4i-ss/ |
H A D | sun4i-ss.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 3 * sun4i-ss.h - hardware cryptographic accelerator for Allwinner A20 SoC 5 * Copyright (C) 2013-2015 Corentin LABBE <clabbe.montjoie@gmail.com> 65 /* PRNG generator mode - bit 15 */ 72 /* SS operation mode - bits 12-13 */ 77 /* Counter width for CNT mode - bits 10-11 */ 82 /* Key size for AES - bits 8-9 */ 87 /* Operation direction - bit 7 */ 91 /* SS Method - bits 4-6 */ 99 /* Data end bit - bit 2 */ [all …]
|