Searched +full:freeze +full:- +full:bridge +full:- +full:controller (Results 1 – 1 of 1) sorted by relevance
3 #define ATC_REG_ATC_NUM_SETS 0x110000UL //ACCESS:RW DataWidth:0x2 Description: Defines the number of sets - 3 - 256 ;2- 128; 1- 64; 0- 329 #define ATC_REG_ATC_STALL_SEQ_0 0x110018UL //ACCESS:RW DataWidth:0x6 Description: Indicates the B2B event sequnece which will cause stall (on the second event). The order of the vectors is 0-Mlkp;1-Plkp;2-Ireq;3-Tcpl;4-SP[all...]