Home
last modified time | relevance | path

Searched +full:embedded +full:- +full:controller (Results 1 – 25 of 241) sorted by relevance

12345678910

/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dene-kb3930.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mfd/ene-kb3930.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ENE KB3930 Embedded Controller
10 This binding describes the ENE KB3930 Embedded Controller attached to an
14 - Lubomir Rintel <lkundrak@v3.sk>
19 - enum:
20 - dell,wyse-ariel-ec # Dell Wyse Ariel board (3020)
21 - const: ene,kb3930
[all …]
H A Dene-kb930.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/mfd/ene-kb930.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ENE KB930 Embedded Controller
10 This binding describes the ENE KB930 Embedded Controller attached to an
14 - Dmitry Osipenko <digetx@gmail.com>
16 $ref: /schemas/power/supply/power-supply.yaml
21 - enum:
22 - acer,a500-iconia-ec # Acer A500 Iconia tablet device
[all …]
H A Dnetronix,ntxec.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Netronix Embedded Controller
10 - Jonathan Neuschäfer <j.neuschaefer@gmx.net>
13 This EC is found in e-book readers of multiple brands (e.g. Kobo, Tolino), and
22 - description: The I2C address of the EC
24 system-power-controller:
26 description: See Documentation/devicetree/bindings/power/power-controller.txt
33 "#pwm-cells":
[all …]
H A Dstericsson,db8500-prcmu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/stericsson,db8500-prcmu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ST-Ericsson DB8500 PRCMU - Power Reset and Control Management Unit
10 - Linus Walleij <linus.walleij@linaro.org>
13 The DB8500 Power Reset and Control Management Unit is an XP70 8-bit
14 microprocessor that is embedded in the always-on power domain of the
20 pattern: '^prcmu@[0-9a-f]+$'
23 description: The device is compatible both to the device-specific
[all …]
/freebsd/sys/contrib/device-tree/Bindings/platform/
H A Dacer,aspire1-ec.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/platform/acer,aspire1-ec.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Acer Aspire 1 Embedded Controller
10 - Nikita Travkin <nikita@trvn.ru>
13 The Acer Aspire 1 laptop uses an embedded controller to control battery
15 laptop lid status and HPD events for the USB Type-C DP alt mode.
19 const: acer,aspire1-ec
28 $ref: /schemas/connector/usb-connector.yaml#
[all …]
H A Dlenovo,yoga-c630-ec.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/platform/lenovo,yoga-c630-ec.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Lenovo Yoga C630 Embedded Controller.
10 - Bjorn Andersson <andersson@kernel.org>
13 The Qualcomm Snapdragon-based Lenovo Yoga C630 has an Embedded Controller
14 (EC) which handles things such as battery and USB Type-C. This binding
19 const: lenovo,yoga-c630-ec
24 '#address-cells':
[all …]
H A Dmicrosoft,surface-sam.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/platform/microsoft,surface-sam.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Konrad Dybcio <konradybcio@kernel.org>
13 Surface devices use a standardized embedded controller to let the
20 const: microsoft,surface-sam
25 current-speed: true
28 - compatible
29 - interrupts
[all …]
/freebsd/sys/contrib/device-tree/Bindings/misc/
H A Dolpc,xo1.75-ec.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
4 ---
5 $id: http://devicetree.org/schemas/misc/olpc,xo1.75-ec.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: OLPC XO-1.75 Embedded Controller
11 This binding describes the Embedded Controller acting as a SPI bus master
12 on a OLPC XO-1.75 laptop computer.
14 The embedded controller requires the SPI controller driver to signal
17 "ready-gpios" property of the SSP binding as documented in:
18 <Documentation/devicetree/bindings/spi/marvell,mmp2-ssp.yaml>.
[all …]
H A Dolpc,xo1.75-ec.txt1 OLPC XO-1.75 Embedded Controller
4 - compatible: Should be "olpc,xo1.75-ec".
5 - cmd-gpios: gpio specifier of the CMD pin
7 The embedded controller requires the SPI controller driver to signal readiness
9 strobing the ACK pin with the ready signal. See the "ready-gpios" property of the
11 <Documentation/devicetree/bindings/spi/marvell,mmp2-ssp.yaml>.
15 spi-slave;
16 ready-gpios = <&gpio 125 GPIO_ACTIVE_HIGH>;
19 compatible = "olpc,xo1.75-ec";
20 spi-cpha;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dnvidia,tegra20-emc.txt1 Embedded Memory Controller
4 - name : Should be emc
5 - #address-cells : Should be 1
6 - #size-cells : Should be 0
7 - compatible : Should contain "nvidia,tegra20-emc".
8 - reg : Offset and length of the register set for the device
9 - nvidia,use-ram-code : If present, the sub-nodes will be addressed
12 irrespective of ram-code configuration.
13 - interrupts : Should contain EMC General interrupt.
14 - clocks : Should contain EMC clock.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Darm,coresight-tmc.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/arm/arm,coresight-tmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Arm CoreSight Trace Memory Controller
10 - Mathieu Poirier <mathieu.poirier@linaro.org>
11 - Mike Leach <mike.leach@linaro.org>
12 - Leo Yan <leo.yan@linaro.org>
13 - Suzuki K Poulose <suzuki.poulose@arm.com>
23 Trace Memory Controller is used for Embedded Trace Buffer(ETB), Embedded Trace
[all …]
/freebsd/sys/contrib/device-tree/Bindings/soc/qcom/
H A Dqcom,eud.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Embedded USB Debugger
10 - Souradeep Chowdhury <quic_schowdhu@quicinc.com>
13 This binding is used to describe the Qualcomm Embedded USB Debugger, which is
14 mini USB-hub implemented on chip to support USB-based debug capabilities.
19 - enum:
20 - qcom,sc7280-eud
21 - const: qcom,eud
[all …]
/freebsd/sys/contrib/device-tree/Bindings/chrome/
H A Dgoogle,cros-ec-typec.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/chrome/google,cros-e
[all...]
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dbaikal,bt1-pcie.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pci/baikal,bt1-pcie.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Baikal-T1 PCIe Root Port Controller
10 - Serge Semin <fancer.lancer@gmail.com>
13 Embedded into Baikal-T1 SoC Root Complex controller with a single port
14 activated. It's based on the DWC RC PCIe v4.60a IP-core, which is configured
16 link up to Gen.3 speed on x4 lanes. It doesn't have embedded clock and reset
18 performed by software. There four in- and four outbound iATU regions
[all …]
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dbaikal,bt1-ccu-pll.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/clock/baikal,bt1-cc
[all...]
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Drenesas,vin.yaml1 # SPDX-License-Identifier: GPL-2.0-only
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Renesas R-Car Video Input (VIN)
11 - Niklas Söderlund <niklas.soderlund@ragnatech.se>
14 The R-Car Video Input (VIN) device provides video input capabilities for the
15 Renesas R-Car family of devices.
20 on Gen3 and RZ/G2 platforms to a CSI-2 receiver.
25 - items:
26 - enum:
[all …]
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dengleder,tsnep.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schema
[all...]
H A Dvia-velocity.txt1 * VIA Velocity 10/100/1000 Network Controller
4 - compatible : Should be "via,velocity-vt6110"
5 - reg : Address and length of the io space
6 - interrupts : Should contain the controller interrupt line
9 - no-eeprom : PCI network cards use an external EEPROM to store data. Embedded
16 compatible = "via,velocity-vt6110";
19 no-eeprom;
H A Dcirrus,ep9301-eth.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/cirrus,ep9301-eth.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: EP93xx SoC Ethernet Controller
10 - Alexander Sverdlin <alexander.sverdlin@gmail.com>
11 - Nikita Shubin <nikita.shubin@maquefel.me>
14 - $ref: ethernet-controller.yaml#
19 - const: cirrus,ep9301-eth
20 - items:
[all …]
/freebsd/sys/contrib/device-tree/Bindings/input/touchscreen/
H A Dsamsung,s6sy761.txt1 * Samsung S6SY761 touchscreen controller
4 - compatible : must be "samsung,s6sy761"
5 - reg : I2C slave address, (e.g. 0x48)
6 - interrupts : interrupt specification
7 - avdd-supply : analogic power supply
8 - vdd-supply : power supply
11 - touchscreen-size-x : see touchscreen.txt. This property is embedded in the
13 - touchscreen-size-y : see touchscreen.txt. This property is embedded in the
25 interrupt-parent = <&gpa1>;
27 avdd-supply = <&ldo30_reg>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/arm/tegra/
H A Dnvidia,nvec.txt1 NVIDIA compliant embedded controller
4 - compatible : should be "nvidia,nvec".
5 - reg : the iomem of the i2c slave controller
6 - interrupts : the interrupt line of the i2c slave controller
7 - clock-frequency : the frequency of the i2c bus
8 - gpios : the gpio used for ec request
9 - slave-addr: the i2c address of the slave controller
10 - clocks : Must contain an entry for each entry in clock-names.
11 See ../clocks/clock-bindings.txt for details.
12 - clock-names : Must include the following entries:
[all …]
/freebsd/share/man/man4/
H A Dsis.415 .\" 4. Neither the name of the author nor the names of any co-contributors
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
55 driver provides support for PCI Ethernet adapters and embedded
57 and SiS 7016 Fast Ethernet controller chips.
61 PCI Ethernet controller chip.
63 The SiS 900 is a 100Mbps Ethernet MAC and MII-compliant transceiver
70 The SiS 900 and SiS 7016 both have a 128-bit multicast hash filter
81 .Bl -tag -width 10baseTXUTP
93 .Sq full-duplex
[all …]
H A Dste.415 .\" 4. Neither the name of the author nor the names of any co-contributors
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
55 driver provides support for PCI Ethernet adapters and embedded
57 Ethernet controller chip.
64 The ST201 has a 64-bit multicast hash filter
72 .Bl -tag -width xxxxxxxxxxxxxxxxxxxx
84 .Ar full-duplex
86 .Ar half-duplex
93 .Ar full-duplex
[all …]
/freebsd/sys/contrib/device-tree/Bindings/gpio/
H A Dgpio-mxs.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/gpio/gpio-mxs.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale MXS GPIO controller
10 - Shawn Guo <shawnguo@kernel.org>
13 The Freescale MXS GPIO controller is part of MXS PIN controller.
15 As the GPIO controller is embedded in the PIN controller and all the
16 GPIO ports share the same IO space with PIN controller, the GPIO node
17 will be represented as sub-nodes of MXS pinctrl node.
[all …]
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Driscv,cpu-intc.txt1 RISC-V Hart-Level Interrupt Controller (HLIC)
2 ---------------------------------------------
4 RISC-V cores include Control Status Registers (CSRs) which are local to each
5 CPU core (HART in RISC-V terminology) and can be read or written by software.
10 The RISC-V supervisor ISA manual specifies three interrupt sources that are
13 timer interrupt comes from an architecturally mandated real-time timer that is
16 via the platform-level interrupt controller (PLIC).
18 All RISC-V systems that conform to the supervisor ISA specification are
27 - compatible : "riscv,cpu-intc"
28 - #interrupt-cells : should be <1>. The interrupt sources are defined by the
[all …]

12345678910