Searched +full:bcm2836 +full:- +full:l1 +full:- +full:intc (Results 1 – 7 of 7) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/ |
H A D | brcm,bcm2836-l1-intc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/interrupt-controller/brcm,bcm2836-l1-intc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: BCM2836 per-CPU interrupt controller 10 - Stefan Wahren <wahrenst@gmx.net> 11 - Raspberry Pi Kernel Maintenance <kernel-list@raspberrypi.com> 14 The BCM2836 has a per-cpu interrupt controller for the timer, PMU 16 peripheral (GPU) events, which chain to the BCM2835-style interrupt 20 - $ref: /schemas/interrupt-controller.yaml# [all …]
|
H A D | brcm,bcm2836-l1-intc.txt | 1 BCM2836 per-CPU interrupt controller 3 The BCM2836 has a per-cpu interrupt controller for the timer, PMU 5 peripheral (GPU) events, which chain to the BCM2835-style interrupt 10 - compatible: Should be "brcm,bcm2836-l1-intc" 11 - reg: Specifies base physical address and size of the 13 - interrupt-controller: Identifies the node as an interrupt controller 14 - #interrupt-cells: Specifies the number of cells needed to encode an 32 compatible = "brcm,bcm2836-l1-intc"; 34 interrupt-controller; 35 #interrupt-cells = <2>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/broadcom/ |
H A D | bcm2836.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 #include "bcm2835-common.dtsi" 6 compatible = "brcm,bcm2836"; 11 dma-ranges = <0xc0000000 0x00000000 0x3f000000>; 13 local_intc: interrupt-controller@40000000 { 14 compatible = "brcm,bcm2836-l1-intc"; 16 interrupt-controller; 17 #interrupt-cells = <2>; 18 interrupt-parent = <&local_intc>; 22 arm-pmu { [all …]
|
H A D | bcm2837.dtsi | 2 #include "bcm2835-common.dtsi" 10 dma-ranges = <0xc0000000 0x00000000 0x3f000000>; 12 local_intc: interrupt-controller@40000000 { 13 compatible = "brcm,bcm2836-l1-intc"; 15 interrupt-controller; 16 #interrupt-cells = <2>; 17 interrupt-parent = <&local_intc>; 21 arm-pmu { 22 compatible = "arm,cortex-a53-pmu"; 23 interrupt-parent = <&local_intc>; [all …]
|
H A D | bcm2711.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/soc/bcm2835-pm.h> 10 #address-cells = <2>; 11 #size-cells = <1>; 13 interrupt-parent = <&gicv2>; 16 compatible = "brcm,bcm2711-vc5"; 20 clk_27MHz: clk-27M { 21 #clock-cells = <0>; 22 compatible = "fixed-clock"; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/broadcom/ |
H A D | bcm2712.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 2 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #address-cells = <2>; 8 #size-cells = <2>; 10 interrupt-parent = <&gicv2>; 14 clk_osc: clk-osc { 15 compatible = "fixed-clock"; 16 #clock-cells = <0>; 17 clock-output-names = "osc"; 18 clock-frequency = <54000000>; [all …]
|
/freebsd/sys/arm/broadcom/bcm2835/ |
H A D | bcm2836.c | 165 #define BCM_LINTC_LOCK(sc) mtx_lock_spin(&(sc)->bls_mtx) 166 #define BCM_LINTC_UNLOCK(sc) mtx_unlock_spin(&(sc)->bls_mtx) 167 #define BCM_LINTC_LOCK_INIT(sc) mtx_init(&(sc)->bls_mtx, \ 168 device_get_nameunit((sc)->bls_dev), "bmc_local_intc", MTX_SPIN) 169 #define BCM_LINTC_LOCK_DESTROY(sc) mtx_destroy(&(sc)->bls_mtx) 172 bus_space_read_4((sc)->bls_bst, (sc)->bls_bsh, (reg)) 174 bus_space_write_4((sc)->bls_bst, (sc)->bls_bsh, (reg), (val)) 198 cpus = &bli->bli_isrc.isrc_cpu; in bcm_lintc_timer_mask() 204 bli->bli_mask); in bcm_lintc_timer_mask() 214 cpus = &bli->bli_isrc.isrc_cpu; in bcm_lintc_timer_unmask() [all …]
|